OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk] - Rev 780

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
780 Added libraries. lampret 8145d 01h /or1k/trunk
779 Added bench directory lampret 8145d 01h /or1k/trunk
778 Added second type of Virtual Silicon two-port SRAM (for register file). Changed defines for VS STP RAMs. lampret 8145d 02h /or1k/trunk
777 Changed define name from OR1200_MEM2REG_FAST to OR1200_IMPL_MEM2REG2 lampret 8145d 02h /or1k/trunk
776 Updated defines. lampret 8145d 02h /or1k/trunk
775 Optimized cache controller FSM. lampret 8145d 02h /or1k/trunk
774 Removed old files. lampret 8145d 02h /or1k/trunk
773 Changing directory structure ... lampret 8145d 03h /or1k/trunk
772 Changing directory structure ... lampret 8145d 03h /or1k/trunk
771 Added Makefile that is used to convert linux binary to loadable file for XSV board lampret 8146d 03h /or1k/trunk
770 Maze application added. Mouse driver changed. simons 8146d 20h /or1k/trunk
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.		 lampret 8147d 00h /or1k/trunk
766 Color bits position changed. simons 8147d 05h /or1k/trunk
765 Kernel source files changed to enable allocation of blocks sizes above 1M. simons 8147d 07h /or1k/trunk
764 Some further changes. simons 8147d 07h /or1k/trunk
763 FTP and telnet working on or1ksim. simons 8147d 22h /or1k/trunk
762 Mistake fixed. simons 8151d 11h /or1k/trunk
761 Checksum calculation fixed. simons 8151d 12h /or1k/trunk
760 Fixed defines for running on XSV800 at 10MHz lampret 8151d 23h /or1k/trunk
759 Explained 10MHz. Fixed directory name. lampret 8151d 23h /or1k/trunk
758 Fixed relative/absolute paths. Changed soem file names. lampret 8151d 23h /or1k/trunk
757 Removed or1ksim binary. Properly is to compile it and install it. lampret 8151d 23h /or1k/trunk
756 Changed clock from 12.5MHz to 10MHz. lampret 8151d 23h /or1k/trunk
755 This commit was generated by cvs2svn to compensate for changes in r754,
which included commits to RCS files with non-trunk default branches.		 lampret 8152d 00h /or1k/trunk
753 Memory map and interrupt settings changed to fit new hw. simons 8152d 01h /or1k/trunk
752 Fixed some typos lampret 8152d 03h /or1k/trunk
751 This commit was generated by cvs2svn to compensate for changes in r750,
which included commits to RCS files with non-trunk default branches.		 lampret 8152d 04h /or1k/trunk
749 This commit was generated by cvs2svn to compensate for changes in r748,
which included commits to RCS files with non-trunk default branches.		 lampret 8152d 04h /or1k/trunk
747 First import of the "new" XESS XSV environment. lampret 8152d 04h /or1k/trunk
746 First import of the "new" XESS XSV environment. lampret 8152d 04h /or1k/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.