OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk/] - Rev 1633

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1633 First Import of RC20x uClinux jcastillo 6781d 17h /or1k_old/trunk
1632 First Import of RC20x uClinux jcastillo 6781d 18h /or1k_old/trunk
1631 First Import jcastillo 6781d 18h /or1k_old/trunk
1630 *** empty log message *** jcastillo 6781d 18h /or1k_old/trunk
1629 First Import of uClinux for RC20x board jcastillo 6781d 18h /or1k_old/trunk
1628 First Import of uClinux for RC20x board jcastillo 6781d 19h /or1k_old/trunk
1627 First Import of RC20x uClinux jcastillo 6781d 19h /or1k_old/trunk
1626 First Import of uClinux for RC20x board jcastillo 6781d 19h /or1k_old/trunk
1625 First Import of uClinux for RC20x board jcastillo 6781d 19h /or1k_old/trunk
1624 First Import of uClinux for RC20x board jcastillo 6781d 19h /or1k_old/trunk
1623 First Import of uClinux for RC20x board jcastillo 6781d 19h /or1k_old/trunk
1622 First Import of uClinux for RC20x board jcastillo 6781d 19h /or1k_old/trunk
1621 First Impot jcastillo 6781d 20h /or1k_old/trunk
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6786d 16h /or1k_old/trunk
1619 Fixed types in function declaration jcastillo 6786d 21h /or1k_old/trunk
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6787d 04h /or1k_old/trunk
1617 *** empty log message *** phoenix 6787d 04h /or1k_old/trunk
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6787d 04h /or1k_old/trunk
1615 *** empty log message *** phoenix 6787d 04h /or1k_old/trunk
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6797d 05h /or1k_old/trunk
1613 change default phoenix 6802d 14h /or1k_old/trunk
1612 major optimizations for or32 target phoenix 6802d 15h /or1k_old/trunk
1610 Update ChangeLog nogj 6805d 16h /or1k_old/trunk
1609 0.2.0-rc2 release nogj 6805d 16h /or1k_old/trunk
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6806d 10h /or1k_old/trunk
1607 Don't drop cycles from the scheduler nogj 6806d 10h /or1k_old/trunk
1606 fix uninitialized reads phoenix 6806d 15h /or1k_old/trunk
1605 Execute l.ff1 instruction nogj 6813d 11h /or1k_old/trunk
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6813d 11h /or1k_old/trunk
1603 Accept EM_OPENRISC as a valid machine nogj 6814d 15h /or1k_old/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.