OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

[/] [or1k_old/] [trunk] - Rev 1625

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1625 First Import of uClinux for RC20x board jcastillo 6782d 03h /or1k_old/trunk
1624 First Import of uClinux for RC20x board jcastillo 6782d 03h /or1k_old/trunk
1623 First Import of uClinux for RC20x board jcastillo 6782d 03h /or1k_old/trunk
1622 First Import of uClinux for RC20x board jcastillo 6782d 03h /or1k_old/trunk
1621 First Impot jcastillo 6782d 04h /or1k_old/trunk
1620 Added SMC91C111 LAN Chip Interruption to work with uClinux jcastillo 6787d 00h /or1k_old/trunk
1619 Fixed types in function declaration jcastillo 6787d 05h /or1k_old/trunk
1618 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6787d 12h /or1k_old/trunk
1617 *** empty log message *** phoenix 6787d 12h /or1k_old/trunk
1616 Import of or32 sepcific part of binutils port updated by Balint and Nog phoenix 6787d 12h /or1k_old/trunk
1615 *** empty log message *** phoenix 6787d 12h /or1k_old/trunk
1614 CI should not be set in dMMU translation tables or one gets different behaviour with dMMU on or off in case data cache is enabled. care should be taken for addresses higher than 0x7fff_ffff where the situation is just reversed. (since or1200 does not cache upper half of address space if there is no dMMU) phoenix 6797d 12h /or1k_old/trunk
1613 change default phoenix 6802d 22h /or1k_old/trunk
1612 major optimizations for or32 target phoenix 6802d 22h /or1k_old/trunk
1610 Update ChangeLog nogj 6805d 23h /or1k_old/trunk
1609 0.2.0-rc2 release nogj 6806d 00h /or1k_old/trunk
1608 Avoid scheduleing too many jobs, potentially underflowing the scheduler stack nogj 6806d 18h /or1k_old/trunk
1607 Don't drop cycles from the scheduler nogj 6806d 18h /or1k_old/trunk
1606 fix uninitialized reads phoenix 6806d 23h /or1k_old/trunk
1605 Execute l.ff1 instruction nogj 6813d 18h /or1k_old/trunk
1604 Fix dumphex/dumpverilog to not do unaligned memory access nogj 6813d 18h /or1k_old/trunk
1603 Accept EM_OPENRISC as a valid machine nogj 6814d 23h /or1k_old/trunk
1602 Corrected description of l.sfXXui (arch manual had a wrong description compared to behavior implemented in or1ksim/gcc/or1200). Removed Atomicity chapter. lampret 6815d 21h /or1k_old/trunk
1601 fixed description of l.sfXXXi lampret 6815d 21h /or1k_old/trunk
1600 Corrected mistake in pin assignation due to typo error in RC203 manual jcastillo 6823d 22h /or1k_old/trunk
1599 Corrected Syn Script to add MMU memories jcastillo 6824d 05h /or1k_old/trunk
1598 Handle ethernet addresses as an address and not as an int nogj 6825d 20h /or1k_old/trunk
1597 Fix parsing the destination register nogj 6825d 20h /or1k_old/trunk
1596 Fix handling of eof in the sim cli nogj 6825d 20h /or1k_old/trunk
1595 Add default immu/dmmu page size nogj 6825d 20h /or1k_old/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.