OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [asyst_3] - Rev 77

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7836d 20h /pci/tags/asyst_3
76 TRDY output delay was 10 instead of 11. Repaired. mihad 7839d 20h /pci/tags/asyst_3
75 Include statement moved out of off/on pragma as reported by Uwe. mihad 7842d 21h /pci/tags/asyst_3
73 Bug fixes, testcases added. mihad 7842d 21h /pci/tags/asyst_3
72 *** empty log message *** mihad 7890d 01h /pci/tags/asyst_3
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7897d 16h /pci/tags/asyst_3
69 Changed BIST signal names etc.. mihad 7935d 00h /pci/tags/asyst_3
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7938d 09h /pci/tags/asyst_3
67 Changed BIST signals for RAMs. tadejm 7938d 14h /pci/tags/asyst_3
66 Changed empty status generation in pciw_fifo_control.v mihad 7942d 00h /pci/tags/asyst_3
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7944d 23h /pci/tags/asyst_3
64 The testcase I just added in previous revision repaired mihad 7945d 01h /pci/tags/asyst_3
63 Added additional testcase and changed rst name in BIST to trst mihad 7945d 03h /pci/tags/asyst_3
62 Added BIST signals for RAMs. mihad 7947d 20h /pci/tags/asyst_3
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7955d 20h /pci/tags/asyst_3
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7955d 21h /pci/tags/asyst_3
58 Removed all logic from asynchronous reset network mihad 7960d 21h /pci/tags/asyst_3
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7961d 03h /pci/tags/asyst_3
56 Number of state bits define was removed mihad 7961d 18h /pci/tags/asyst_3
55 Changed state machine encoding to true one-hot mihad 7961d 18h /pci/tags/asyst_3
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7994d 20h /pci/tags/asyst_3
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7994d 23h /pci/tags/asyst_3
52 Oops, never before noticed that OC header is missing mihad 7995d 04h /pci/tags/asyst_3
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7995d 04h /pci/tags/asyst_3
50 Got rid of undef directives mihad 7997d 20h /pci/tags/asyst_3
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7997d 20h /pci/tags/asyst_3
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7997d 20h /pci/tags/asyst_3
47 Known issues repaired mihad 7998d 02h /pci/tags/asyst_3
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8002d 20h /pci/tags/asyst_3
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8004d 02h /pci/tags/asyst_3

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.