OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_4] - Rev 68

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7939d 21h /pci/tags/rel_4
67 Changed BIST signals for RAMs. tadejm 7940d 02h /pci/tags/rel_4
66 Changed empty status generation in pciw_fifo_control.v mihad 7943d 13h /pci/tags/rel_4
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7946d 11h /pci/tags/rel_4
64 The testcase I just added in previous revision repaired mihad 7946d 13h /pci/tags/rel_4
63 Added additional testcase and changed rst name in BIST to trst mihad 7946d 15h /pci/tags/rel_4
62 Added BIST signals for RAMs. mihad 7949d 08h /pci/tags/rel_4
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7957d 08h /pci/tags/rel_4
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7957d 09h /pci/tags/rel_4
58 Removed all logic from asynchronous reset network mihad 7962d 09h /pci/tags/rel_4
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7962d 15h /pci/tags/rel_4
56 Number of state bits define was removed mihad 7963d 06h /pci/tags/rel_4
55 Changed state machine encoding to true one-hot mihad 7963d 07h /pci/tags/rel_4
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7996d 08h /pci/tags/rel_4
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7996d 12h /pci/tags/rel_4
52 Oops, never before noticed that OC header is missing mihad 7996d 16h /pci/tags/rel_4
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7996d 16h /pci/tags/rel_4
50 Got rid of undef directives mihad 7999d 08h /pci/tags/rel_4
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7999d 08h /pci/tags/rel_4
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 7999d 08h /pci/tags/rel_4
47 Known issues repaired mihad 7999d 14h /pci/tags/rel_4
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8004d 08h /pci/tags/rel_4
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8005d 14h /pci/tags/rel_4
44 Added for testing of Configuration Cycles Type 1 mihad 8005d 14h /pci/tags/rel_4
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8005d 14h /pci/tags/rel_4
42 Removed out of date files mihad 8017d 15h /pci/tags/rel_4
40 From these Wrod files PDF were created - added future improvements tadej 8096d 06h /pci/tags/rel_4
39 File not needed tadej 8096d 06h /pci/tags/rel_4
38 This file is not needed tadej 8096d 09h /pci/tags/rel_4
37 These files are not needed any more tadej 8096d 09h /pci/tags/rel_4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.