OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_5] - Rev 50

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 Got rid of undef directives mihad 8096d 14h /pci/tags/rel_5
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 8096d 14h /pci/tags/rel_5
48 Extracted distributed RAM module from wb/pci_tpram.v to its own file mihad 8096d 14h /pci/tags/rel_5
47 Known issues repaired mihad 8096d 19h /pci/tags/rel_5
46 Include statement was enclosed in synosys translate off/on directive - repaired mihad 8101d 14h /pci/tags/rel_5
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8102d 19h /pci/tags/rel_5
44 Added for testing of Configuration Cycles Type 1 mihad 8102d 20h /pci/tags/rel_5
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8102d 20h /pci/tags/rel_5
42 Removed out of date files mihad 8114d 20h /pci/tags/rel_5
40 From these Wrod files PDF were created - added future improvements tadej 8193d 11h /pci/tags/rel_5
39 File not needed tadej 8193d 12h /pci/tags/rel_5
38 This file is not needed tadej 8193d 15h /pci/tags/rel_5
37 These files are not needed any more tadej 8193d 15h /pci/tags/rel_5
36 *** empty log message *** tadej 8193d 15h /pci/tags/rel_5
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8247d 23h /pci/tags/rel_5
34 Added missing include statements mihad 8262d 21h /pci/tags/rel_5
33 Added some testcases, removed un-needed fifo signals mihad 8263d 19h /pci/tags/rel_5
32 Added include statement that was missing and causing errors mihad 8271d 15h /pci/tags/rel_5
31 User defined constants used for Test Application tadej 8274d 10h /pci/tags/rel_5
30 Example of PCI testbench log file mihad 8274d 18h /pci/tags/rel_5
29 Xilinx synthesys log file tadej 8274d 21h /pci/tags/rel_5
28 pci/doc/pci_databook.pdf tadej 8275d 16h /pci/tags/rel_5
27 Modified testbench and fixed some bugs mihad 8277d 13h /pci/tags/rel_5
26 Modified testbench and fixed some bugs mihad 8277d 14h /pci/tags/rel_5
25 *** empty log message *** mihad 8295d 12h /pci/tags/rel_5
24 *** empty log message *** mihad 8295d 13h /pci/tags/rel_5
23 *** empty log message *** mihad 8295d 14h /pci/tags/rel_5
22 Added short description for simulation running mihad 8295d 14h /pci/tags/rel_5
21 Repaired a few bugs, updated specification, added test bench files and design document mihad 8295d 15h /pci/tags/rel_5
20 *** empty log message *** mihad 8295d 15h /pci/tags/rel_5

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.