URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] - Rev 96

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
96	Update!	mihad	7734d 22h	/pci/tags/rel_6
95	Removed this file, because it was too large - long download time.	mihad	7734d 22h	/pci/tags/rel_6
94	Changed one critical PCI bus signal logic.	mihad	7734d 22h	/pci/tags/rel_6
93	Added a test application!	mihad	7735d 05h	/pci/tags/rel_6
92	Update!	mihad	7735d 05h	/pci/tags/rel_6
91	WebPack 5.2 constraint file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7770d 19h	/pci/tags/rel_6
90	WebPack 5.2 project file for PCI CRT application was contributed by Uwe Bonnes (bon@elektron.ikp.physik.tu-darmstadt.de)	tadejm	7770d 19h	/pci/tags/rel_6
89	Burst 2 error fixed.	mihad	7806d 20h	/pci/tags/rel_6
88	Added the reset value parameter to the synchronizer flop module. Added resets to all synchronizer flop instances. Repaired initial sync value in fifos.	mihad	7812d 19h	/pci/tags/rel_6
87	Updated acording to RTL changes.	mihad	7824d 16h	/pci/tags/rel_6
86	Entered the option to disable no response counter in wb master.	mihad	7824d 16h	/pci/tags/rel_6
85	Changed Vendor ID defines.	mihad	7824d 21h	/pci/tags/rel_6
84	Changed vendor ID.	mihad	7828d 15h	/pci/tags/rel_6
83	Cleaned up the code. No functional changes.	mihad	7853d 13h	/pci/tags/rel_6
81	Updated synchronization in top level fifo modules.	mihad	7867d 10h	/pci/tags/rel_6
79	Updated.	mihad	7870d 15h	/pci/tags/rel_6
78	Old files with wrong names removed.	mihad	7870d 15h	/pci/tags/rel_6
77	Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.	mihad	7870d 15h	/pci/tags/rel_6
76	TRDY output delay was 10 instead of 11. Repaired.	mihad	7873d 15h	/pci/tags/rel_6
75	Include statement moved out of off/on pragma as reported by Uwe.	mihad	7876d 16h	/pci/tags/rel_6
73	Bug fixes, testcases added.	mihad	7876d 16h	/pci/tags/rel_6
72	* empty log message *	mihad	7923d 20h	/pci/tags/rel_6
71	Changed the code a bit to make it more readable. Functionality not changed in any way. More robust synchronization in fifos is still pending.	mihad	7931d 11h	/pci/tags/rel_6
69	Changed BIST signal names etc..	mihad	7968d 19h	/pci/tags/rel_6
68	Changed wrong signal name scanb_sen into scanb_en.	tadejm	7972d 04h	/pci/tags/rel_6
67	Changed BIST signals for RAMs.	tadejm	7972d 09h	/pci/tags/rel_6
66	Changed empty status generation in pciw_fifo_control.v	mihad	7975d 19h	/pci/tags/rel_6
65	Cleaned up non-blocking assignments in combinatinal logic statements	mihad	7978d 18h	/pci/tags/rel_6
64	The testcase I just added in previous revision repaired	mihad	7978d 20h	/pci/tags/rel_6
63	Added additional testcase and changed rst name in BIST to trst	mihad	7978d 22h	/pci/tags/rel_6

Browse

Tools

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] - Rev 96

Filtering Options