OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_6/] [bench/] - Rev 81

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 Updated synchronization in top level fifo modules. mihad 7833d 12h /pci/tags/rel_6/bench
73 Bug fixes, testcases added. mihad 7842d 18h /pci/tags/rel_6/bench
69 Changed BIST signal names etc.. mihad 7934d 21h /pci/tags/rel_6/bench
66 Changed empty status generation in pciw_fifo_control.v mihad 7941d 22h /pci/tags/rel_6/bench
64 The testcase I just added in previous revision repaired mihad 7944d 22h /pci/tags/rel_6/bench
63 Added additional testcase and changed rst name in BIST to trst mihad 7945d 00h /pci/tags/rel_6/bench
62 Added BIST signals for RAMs. mihad 7947d 17h /pci/tags/rel_6/bench
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7961d 01h /pci/tags/rel_6/bench
54 Changed Tsetup and Thold for WISHBONE models, due to difficulties encountered during gate level sim mihad 7994d 18h /pci/tags/rel_6/bench
52 Oops, never before noticed that OC header is missing mihad 7995d 01h /pci/tags/rel_6/bench
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7995d 01h /pci/tags/rel_6/bench
45 Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image mihad 8003d 23h /pci/tags/rel_6/bench
44 Added for testing of Configuration Cycles Type 1 mihad 8004d 00h /pci/tags/rel_6/bench
43 Removed - Interrupt acknowledge cycle now accepted by pci_behaviorial_device mihad 8004d 00h /pci/tags/rel_6/bench
35 Files updated with missing includes, resolved some race conditions in test bench mihad 8149d 03h /pci/tags/rel_6/bench
34 Added missing include statements mihad 8164d 01h /pci/tags/rel_6/bench
33 Added some testcases, removed un-needed fifo signals mihad 8164d 23h /pci/tags/rel_6/bench
26 Modified testbench and fixed some bugs mihad 8178d 18h /pci/tags/rel_6/bench
19 *** empty log message *** mihad 8196d 19h /pci/tags/rel_6/bench
15 Initial testbench import. Still under development mihad 8196d 21h /pci/tags/rel_6/bench
3 New project directory structure mihad 8318d 19h /pci/tags/rel_6/bench

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.