OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

[/] [pci/] [tags/] [rel_8/] [rtl/] - Rev 106

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 Added limited WISHBONE B3 support for WISHBONE Slave Unit.
Doesn't support full speed bursts yet.		 mihad 7643d 15h /pci/tags/rel_8/rtl
104 Found and simulated the problem in the synchronization logic.
Repaired the synchronization logic in the FIFOs.		 mihad 7649d 01h /pci/tags/rel_8/rtl
94 Changed one critical PCI bus signal logic. mihad 7695d 23h /pci/tags/rel_8/rtl
88 Added the reset value parameter to the synchronizer flop module.
Added resets to all synchronizer flop instances.
Repaired initial sync value in fifos.		 mihad 7773d 20h /pci/tags/rel_8/rtl
86 Entered the option to disable no response counter in wb master. mihad 7785d 17h /pci/tags/rel_8/rtl
83 Cleaned up the code. No functional changes. mihad 7814d 15h /pci/tags/rel_8/rtl
81 Updated synchronization in top level fifo modules. mihad 7828d 11h /pci/tags/rel_8/rtl
79 Updated. mihad 7831d 16h /pci/tags/rel_8/rtl
78 Old files with wrong names removed. mihad 7831d 16h /pci/tags/rel_8/rtl
77 Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed. mihad 7831d 16h /pci/tags/rel_8/rtl
73 Bug fixes, testcases added. mihad 7837d 17h /pci/tags/rel_8/rtl
72 *** empty log message *** mihad 7884d 21h /pci/tags/rel_8/rtl
71 Changed the code a bit to make it more readable.
Functionality not changed in any way.
More robust synchronization in fifos is still pending.		 mihad 7892d 12h /pci/tags/rel_8/rtl
69 Changed BIST signal names etc.. mihad 7929d 20h /pci/tags/rel_8/rtl
68 Changed wrong signal name scanb_sen into scanb_en. tadejm 7933d 05h /pci/tags/rel_8/rtl
67 Changed BIST signals for RAMs. tadejm 7933d 10h /pci/tags/rel_8/rtl
66 Changed empty status generation in pciw_fifo_control.v mihad 7936d 21h /pci/tags/rel_8/rtl
65 Cleaned up non-blocking assignments in combinatinal logic statements mihad 7939d 19h /pci/tags/rel_8/rtl
63 Added additional testcase and changed rst name in BIST to trst mihad 7939d 23h /pci/tags/rel_8/rtl
62 Added BIST signals for RAMs. mihad 7942d 16h /pci/tags/rel_8/rtl
60 Added support for Virtual Silicon two port RAM. Didn't run regression on it yet! mihad 7950d 16h /pci/tags/rel_8/rtl
59 Added meta flop module for easier meta stable FF identification during synthesis mihad 7950d 17h /pci/tags/rel_8/rtl
58 Removed all logic from asynchronous reset network mihad 7955d 17h /pci/tags/rel_8/rtl
57 Added completion expiration test for WB Slave unit. Changed expiration signalling mihad 7955d 23h /pci/tags/rel_8/rtl
56 Number of state bits define was removed mihad 7956d 14h /pci/tags/rel_8/rtl
55 Changed state machine encoding to true one-hot mihad 7956d 15h /pci/tags/rel_8/rtl
53 Updated for synthesis purposes. Gate level simulation was failing in some configurations mihad 7989d 20h /pci/tags/rel_8/rtl
51 Fixed a bug and provided testcase for it. Target was responding to configuration cycle type 1 transactions. mihad 7990d 00h /pci/tags/rel_8/rtl
50 Got rid of undef directives mihad 7992d 16h /pci/tags/rel_8/rtl
49 Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives mihad 7992d 16h /pci/tags/rel_8/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.