OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [vhdl/] [mult.vhd] - Rev 428

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
428 Fix mult bugs "0*-1" and "-5%12". rhoads 4002d 14h /plasma/trunk/vhdl/mult.vhd
391 Better fix for 0x8000000 * negative number rhoads 5026d 05h /plasma/trunk/vhdl/mult.vhd
390 Handle special case of signed mult of 0x80000000 and a negative number rhoads 5029d 04h /plasma/trunk/vhdl/mult.vhd
352 linus 5538d 20h /plasma/trunk/vhdl/mult.vhd
350 root 5567d 15h /plasma/trunk/vhdl/mult.vhd
345 Commented out optional mult speedup rhoads 5639d 07h /plasma/trunk/vhdl/mult.vhd
196 Explained how to remove mult.vhd and use SW multiplication and division. rhoads 6305d 07h /plasma/trunk/vhdl/mult.vhd
139 Major changes -- updated to Plasma Version 3 rhoads 6668d 03h /plasma/trunk/vhdl/mult.vhd
132 Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly. rhoads 7148d 02h /plasma/trunk/vhdl/mult.vhd
128 Reset all registers, constants now upper case. rhoads 7285d 13h /plasma/trunk/vhdl/mult.vhd
121 Added Matthias Gruenewald's tri-state area-optimized option rhoads 7446d 16h /plasma/trunk/vhdl/mult.vhd
117 Part of Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7485d 03h /plasma/trunk/vhdl/mult.vhd
99 correct upper 32-bits for mult(-1,-1) rhoads 7905d 01h /plasma/trunk/vhdl/mult.vhd
97 added documentation rhoads 7974d 05h /plasma/trunk/vhdl/mult.vhd
90 Now multiplies two bits at a time rhoads 8010d 00h /plasma/trunk/vhdl/mult.vhd
47 Altera rhoads 8044d 03h /plasma/trunk/vhdl/mult.vhd
45 Fixed signed 64-bit multiply rhoads 8121d 16h /plasma/trunk/vhdl/mult.vhd
43 Renamed M-lite to Plasma rhoads 8124d 03h /plasma/trunk/vhdl/mult.vhd
39 Changed name to M-lite to avoid trademark issues. rhoads 8156d 08h /plasma/trunk/vhdl/mult.vhd
23 Fixed div -x/y. rhoads 8181d 02h /plasma/trunk/vhdl/mult.vhd
18 Fixed "divu $3,$4". "Div $3,$4" still has bug if $3*$4<0. rhoads 8183d 02h /plasma/trunk/vhdl/mult.vhd
7 Made writes 4 cycles, improved mem_ctrl.vhd rhoads 8198d 09h /plasma/trunk/vhdl/mult.vhd
2 MIPS-lite CPU core rhoads 8421d 08h /plasma/trunk/vhdl/mult.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.