OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk] - Rev 85

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
85 moved all synthesis into fpgas lib
fixed memory leak in recursive routines		 jt_eaton 4874d 13h /socgen/trunk
84 removed unneeded files jt_eaton 4924d 18h /socgen/trunk
83 added design.soc files
xml files now 99% 1685 complient		 jt_eaton 4924d 23h /socgen/trunk
82 renmamed cde_synchronizers to cde_sync
added hierarchial dependency search
converted more xmp to follow ip-xact		 jt_eaton 4939d 17h /socgen/trunk
81 morphing xml files to use 1685
removed log directories		 jt_eaton 4960d 23h /socgen/trunk
80 now generate all sims and syns param and filelists for xml jt_eaton 4990d 14h /socgen/trunk
79 removed unsupported code jt_eaton 4996d 19h /socgen/trunk
78 removed unsupported fpga jt_eaton 4996d 19h /socgen/trunk
77 now generate syn and cov Makefiles
leave log and out files in sim/run directory		 jt_eaton 4996d 19h /socgen/trunk
76 added wave.save files
now generate sims Makefile and params.sim
leave sim log and vcd files in sim/run/directory		 jt_eaton 4999d 01h /socgen/trunk
75 added linting using verilator jt_eaton 5002d 17h /socgen/trunk
74 split out sw Makefile into projects /bin
split out _cpu into seperate component		 jt_eaton 5007d 22h /socgen/trunk
73 removed dup png files jt_eaton 5015d 22h /socgen/trunk
72 split T6502 into components
moved io_module into seperate project
removed liblists
direct loads filelists for sims and coverage
add hier type into xml files to generate verilog		 jt_eaton 5016d 00h /socgen/trunk
71 ignore anything in work jt_eaton 5022d 16h /socgen/trunk
70 ignore work jt_eaton 5022d 17h /socgen/trunk
69 added work dir jt_eaton 5022d 17h /socgen/trunk
68 moved to seperate components jt_eaton 5025d 16h /socgen/trunk
67 updated installs jt_eaton 5025d 16h /socgen/trunk
66 converted sims to use parameters
added msp and 6502 software installs		 jt_eaton 5026d 16h /socgen/trunk
65 added params.sim to sims
updated install's		 jt_eaton 5031d 16h /socgen/trunk
64 added support for Fedora 13 jt_eaton 5035d 15h /socgen/trunk
63 added install config for Ubuntu 10.10 jt_eaton 5035d 22h /socgen/trunk
62 fixed parameters from `defines jt_eaton 5039d 14h /socgen/trunk
61 now generate dut files for coverage
removed use of lndir		 jt_eaton 5039d 15h /socgen/trunk
60 moved alu_logic into seperate component jt_eaton 5040d 03h /socgen/trunk
59 added filelist.core to syn dirs to customize core jt_eaton 5040d 03h /socgen/trunk
58 removed old Makefiles jt_eaton 5040d 18h /socgen/trunk
57 Now generate all filelists from xml files jt_eaton 5040d 18h /socgen/trunk
56 soc_builder now builds verilog from xml files jt_eaton 5046d 03h /socgen/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.