OpenCores
URL https://opencores.org/ocsvn/srdydrdy_lib/srdydrdy_lib/trunk

Subversion Repositories srdydrdy_lib

[/] [srdydrdy_lib/] - Rev 31

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 Added bridge2 files ghutchis 4405d 08h /srdydrdy_lib
30 Added llmanager component ghutchis 4405d 08h /srdydrdy_lib
29 Updated arbitration ghutchis 4720d 07h /srdydrdy_lib
28 Added ports & fixed signal propagation ghutchis 4825d 07h /srdydrdy_lib
27 Added environment to bpdrop ghutchis 4826d 00h /srdydrdy_lib
26 Added backpressure drop module ghutchis 4826d 00h /srdydrdy_lib
25 Added sd_sync component for cross-clock synchronization ghutchis 4931d 22h /srdydrdy_lib
24 Added CRC32 checker to environment & RTL ghutchis 5048d 23h /srdydrdy_lib
23 Imported Ethernet Tri-Mode MAC for use in examples ghutchis 5218d 22h /srdydrdy_lib
22 Created separate module-level environments for fifo_b
and scoreboard. Added some documentation on the
example bridge, including a PDF preso giving a basic
introduction to ethernet.
ghutchis 5245d 02h /srdydrdy_lib
21 Changed rrslow to rrmux, updated descriptions, changed
bridge mux to fast arb
ghutchis 5246d 04h /srdydrdy_lib
20 Added fast arb mode ghutchis 5246d 06h /srdydrdy_lib
19 Fixed several minor bugs in scoreboard, adjusted usage width in sd_fifo_b,
and updated component documentation.
ghutchis 5246d 18h /srdydrdy_lib
18 Added scoreboard and scoreboard testbench ghutchis 5246d 22h /srdydrdy_lib
17 Added component descriptions ghutchis 5247d 07h /srdydrdy_lib
16 Changed fifo head/tail to have separate usage counters for producer and consumer
side.

Fixed bug in port_ring_tap where it jumped to non-existent state.

Changed default dump mode for icarus to lxt.
ghutchis 5247d 19h /srdydrdy_lib
15 Fixed FIB lookup multicast -- multicast packets were being
repeatedly sent from lookup
ghutchis 5247d 23h /srdydrdy_lib
14 - Modified large FIFO to remove "full" signal and store only N-1 words
- changed small FIFO to use memory instance instead of registers
- changed sequence generator to enable more complex tests
- changed sd_mirror to use combinatorial assign output
ghutchis 5249d 17h /srdydrdy_lib
13 Fixed FIFO Full condition for large fifo, added separate
tests to example bridge
ghutchis 5253d 03h /srdydrdy_lib
12 Added absolute priority arbitration to ring to avoid
having two ring taps transmit at same time
ghutchis 5254d 03h /srdydrdy_lib
11 Updated bridge example to fix a number of small bugs.
First packet now exits bridge from all ports.
ghutchis 5255d 02h /srdydrdy_lib
10 Fixed "locked" variable in rrslow ghutchis 5255d 06h /srdydrdy_lib
9 Added rx_gigmac, additional debug work on concentrator & fib ghutchis 5255d 06h /srdydrdy_lib
8 Added compiling version of bridge example ghutchis 5256d 18h /srdydrdy_lib
7 Added rrslow ghutchis 5258d 22h /srdydrdy_lib
6 Modified "B" output buffer for full-rate operation ghutchis 5261d 07h /srdydrdy_lib
5 Added new component for port ring ghutchis 5261d 23h /srdydrdy_lib
4 Added example directory with basic bridge ghutchis 5262d 17h /srdydrdy_lib
3 Added small/synchronizer FIFO, along with minimal testbench ghutchis 5263d 17h /srdydrdy_lib
2 Initial commit of directory structure and basic components ghutchis 5268d 02h /srdydrdy_lib

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.