OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 62

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 initial check-in arniml 7422d 11h /t48/tags/rel_1_0
61 expand script for dump compare arniml 7424d 07h /t48/tags/rel_1_0
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls		 arniml 7425d 07h /t48/tags/rel_1_0
59 increment prescaler with MSTATE4 arniml 7425d 07h /t48/tags/rel_1_0
58 add periodic interrupt arniml 7425d 07h /t48/tags/rel_1_0
57 abort if no interrupt occurs arniml 7425d 07h /t48/tags/rel_1_0
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator		 arniml 7426d 08h /t48/tags/rel_1_0
55 add dependency to tb_behav_pack for decoder arniml 7426d 08h /t48/tags/rel_1_0
54 - add tb_istrobe_s arniml 7426d 09h /t48/tags/rel_1_0
53 make istrobe visible through testbench package arniml 7426d 09h /t48/tags/rel_1_0
52 + fix bug in PSW[3]
+ read SP properly for dump		 arniml 7426d 09h /t48/tags/rel_1_0
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents		 arniml 7426d 09h /t48/tags/rel_1_0
49 Imported sources arniml 7431d 10h /t48/tags/rel_1_0
48 update copyright notice arniml 7431d 10h /t48/tags/rel_1_0
47 initial check-in arniml 7431d 10h /t48/tags/rel_1_0
46 fix test arniml 7433d 07h /t48/tags/rel_1_0
45 remove unused signals arniml 7433d 07h /t48/tags/rel_1_0
44 default assignment for aux_carry_o arniml 7433d 08h /t48/tags/rel_1_0
43 fix sensitivity list arniml 7434d 09h /t48/tags/rel_1_0
42 change test values that match better to the test case arniml 7434d 11h /t48/tags/rel_1_0
41 expand PATH arniml 7434d 11h /t48/tags/rel_1_0
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7434d 11h /t48/tags/rel_1_0
39 initial check-in arniml 7436d 15h /t48/tags/rel_1_0
38 add measures to implement XCHD arniml 7436d 15h /t48/tags/rel_1_0
37 add dump_compare support arniml 7436d 15h /t48/tags/rel_1_0
36 make calculation of expected value more readable arniml 7436d 16h /t48/tags/rel_1_0
35 initial check-in arniml 7439d 09h /t48/tags/rel_1_0
34 fix test wrt AC arniml 7442d 09h /t48/tags/rel_1_0
33 rename pX_limp to pX_low_imp arniml 7442d 10h /t48/tags/rel_1_0
32 rename pX_limp to pX_low_imp arniml 7442d 10h /t48/tags/rel_1_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.