OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0] - Rev 219

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
219 new input xtal_en_i gates xtal_i base clock arniml 6601d 07h /t48/tags/rel_1_0
218 simplifications arniml 6687d 14h /t48/tags/rel_1_0
217 update for release 0.6.1 beta arniml 6756d 10h /t48/tags/rel_1_0
216 assign clk_i to outclock arniml 6818d 10h /t48/tags/rel_1_0
215 suppress p2_output_pch_o when MOVX operation is accessing the
external memory		 arniml 6818d 10h /t48/tags/rel_1_0
214 fix sensitivity list arniml 6825d 12h /t48/tags/rel_1_0
213 properly drive P1 and P2 with low impedance markers arniml 6830d 08h /t48/tags/rel_1_0
212 add bug reports
"Problem when INT and JMP"
"P2 Port value restored after expander access"		 arniml 6830d 10h /t48/tags/rel_1_0
211 wire signals for P2 low impedance marker issue arniml 6831d 10h /t48/tags/rel_1_0
210 entity changes for P2 low impedance marker issue arniml 6831d 10h /t48/tags/rel_1_0
209 entity changes for P2 low impedance issue arniml 6831d 10h /t48/tags/rel_1_0
208 wire signals for P2 low impeddance marker issue arniml 6831d 10h /t48/tags/rel_1_0
207 entity changes for P2 low impedance trigger issue arniml 6831d 10h /t48/tags/rel_1_0
206 * change low impedance markers for P2
separate marker for low and high part
* p2_o output is also registered to prevent combinational
output to pads		 arniml 6831d 10h /t48/tags/rel_1_0
205 operate ale_q and int_q with xtal_i after shift of ALE assertion to XTAL3 arniml 6831d 10h /t48/tags/rel_1_0
204 * suppress p2_output_pch_o when p2_output_exp is active
* wire xtal_i to interrupt module		 arniml 6831d 10h /t48/tags/rel_1_0
203 * shift assertion of ALE and PROG to xtal3
* correct change of revision 1.8		 arniml 6831d 10h /t48/tags/rel_1_0
202 fix address assignment arniml 6831d 10h /t48/tags/rel_1_0
201 split low impedance markers for P2 arniml 6831d 10h /t48/tags/rel_1_0
200 add check for
tCP: Port Control Setup to PROG'		 arniml 6831d 10h /t48/tags/rel_1_0
199 initial check-in arniml 6831d 10h /t48/tags/rel_1_0
198 fix package dependencies arniml 6831d 15h /t48/tags/rel_1_0
197 preliminary version 0.3 arniml 6832d 18h /t48/tags/rel_1_0
196 update to version 0.3 arniml 6832d 18h /t48/tags/rel_1_0
195 Suppress assertion of bus_read_bus_s when interrupt is pending.
This should fix bug report
"PROBLEM WHEN INT AND JMP"		 arniml 6832d 21h /t48/tags/rel_1_0
194 initial check-in arniml 6832d 21h /t48/tags/rel_1_0
193 iManual arniml 6847d 23h /t48/tags/rel_1_0
192 update list for Wishbone toplevel arniml 6848d 10h /t48/tags/rel_1_0
191 preliminary version 0.2 arniml 6848d 13h /t48/tags/rel_1_0
190 finalize change log for release 0.6 beta arniml 6849d 08h /t48/tags/rel_1_0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.