OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 181

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
181 fix typo arniml 6964d 15h /t48/tags/rel_1_1
180 introduce prefix 't48_' for wb_master entity and configuration arniml 6972d 21h /t48/tags/rel_1_1
179 introduce prefix 't48_' for all packages, entities and configurations arniml 6972d 21h /t48/tags/rel_1_1
178 Move latching of BUS to MSTATE2
-> sample BUS at the end of RD'		 arniml 6974d 09h /t48/tags/rel_1_1
177 Implement db_dir_o glitch-safe arniml 6974d 09h /t48/tags/rel_1_1
176 Use en_clk_i instead of xtal3_s for generation of external signals.
This is required when the core runs with full xtal clock instead
of xtal/3 (xtal_div_3_g = 0).		 arniml 6974d 09h /t48/tags/rel_1_1
175 add bug report
"MSB of Program Counter changed upon PC increment"		 arniml 6975d 12h /t48/tags/rel_1_1
174 fix bug report
"MSB of Program Counter changed upon PC increment"		 arniml 6975d 12h /t48/tags/rel_1_1
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"		 arniml 6975d 12h /t48/tags/rel_1_1
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48		 arniml 7004d 09h /t48/tags/rel_1_1
171 remove obsolete output stack_high_o arniml 7005d 09h /t48/tags/rel_1_1
170 intermediate update arniml 7006d 15h /t48/tags/rel_1_1
169 initial check-in arniml 7006d 21h /t48/tags/rel_1_1
168 change address range of wb_master arniml 7006d 21h /t48/tags/rel_1_1
167 simplify address range:
- configuration range
- Wishbone range		 arniml 7006d 21h /t48/tags/rel_1_1
166 assign default for state_s arniml 7008d 12h /t48/tags/rel_1_1
165 add component wb_master.vhd arniml 7009d 11h /t48/tags/rel_1_1
164 initial check-in arniml 7009d 11h /t48/tags/rel_1_1
163 add bug
Wrong clock applied to T0		 arniml 7010d 11h /t48/tags/rel_1_1
162 Fix bug report:
"Wrong clock applied to T0"
t0_o is generated inside clock_ctrl with a separate flip-flop running
with xtal_i		 arniml 7010d 11h /t48/tags/rel_1_1
161 fix syntax problem that triggers an error with GHDL 0.18 arniml 7041d 15h /t48/tags/rel_1_1
160 add others to case statement arniml 7162d 11h /t48/tags/rel_1_1
159 fix dependencies for tb_t8048_behav_c0 and tb_t8039_behav_c0 arniml 7162d 11h /t48/tags/rel_1_1
158 added hierarchies t8039_notri and t8048_notri arniml 7162d 11h /t48/tags/rel_1_1
157 removed obsolete constant arniml 7162d 11h /t48/tags/rel_1_1
156 added hierarchy t8039_notri arniml 7162d 11h /t48/tags/rel_1_1
155 initial check-in arniml 7162d 11h /t48/tags/rel_1_1
154 added t8039_notri hierarchy arniml 7162d 11h /t48/tags/rel_1_1
153 introduced generic gate_port_input_g
forces masking of P1 and P2 input bus		 arniml 7163d 09h /t48/tags/rel_1_1
152 added hierarchy t8048_notri and system components package arniml 7164d 00h /t48/tags/rel_1_1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.