OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 62

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 initial check-in arniml 7391d 14h /t48/tags/rel_1_1
61 expand script for dump compare arniml 7393d 10h /t48/tags/rel_1_1
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7394d 10h /t48/tags/rel_1_1
59 increment prescaler with MSTATE4 arniml 7394d 10h /t48/tags/rel_1_1
58 add periodic interrupt arniml 7394d 10h /t48/tags/rel_1_1
57 abort if no interrupt occurs arniml 7394d 10h /t48/tags/rel_1_1
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator
arniml 7395d 11h /t48/tags/rel_1_1
55 add dependency to tb_behav_pack for decoder arniml 7395d 11h /t48/tags/rel_1_1
54 - add tb_istrobe_s arniml 7395d 11h /t48/tags/rel_1_1
53 make istrobe visible through testbench package arniml 7395d 11h /t48/tags/rel_1_1
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7395d 12h /t48/tags/rel_1_1
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7395d 12h /t48/tags/rel_1_1
49 Imported sources arniml 7400d 13h /t48/tags/rel_1_1
48 update copyright notice arniml 7400d 13h /t48/tags/rel_1_1
47 initial check-in arniml 7400d 13h /t48/tags/rel_1_1
46 fix test arniml 7402d 10h /t48/tags/rel_1_1
45 remove unused signals arniml 7402d 10h /t48/tags/rel_1_1
44 default assignment for aux_carry_o arniml 7402d 11h /t48/tags/rel_1_1
43 fix sensitivity list arniml 7403d 12h /t48/tags/rel_1_1
42 change test values that match better to the test case arniml 7403d 14h /t48/tags/rel_1_1
41 expand PATH arniml 7403d 14h /t48/tags/rel_1_1
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7403d 14h /t48/tags/rel_1_1
39 initial check-in arniml 7405d 18h /t48/tags/rel_1_1
38 add measures to implement XCHD arniml 7405d 18h /t48/tags/rel_1_1
37 add dump_compare support arniml 7405d 18h /t48/tags/rel_1_1
36 make calculation of expected value more readable arniml 7405d 19h /t48/tags/rel_1_1
35 initial check-in arniml 7408d 12h /t48/tags/rel_1_1
34 fix test wrt AC arniml 7411d 12h /t48/tags/rel_1_1
33 rename pX_limp to pX_low_imp arniml 7411d 13h /t48/tags/rel_1_1
32 rename pX_limp to pX_low_imp arniml 7411d 13h /t48/tags/rel_1_1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.