OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] - Rev 292

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5633d 10h /t48/tags/rel_1_1/sw
289 This commit was manufactured by cvs2svn to create tag 'rel_1_1'. 5946d 22h /t48/tags/rel_1_1/sw
285 generate D for synchronous implementation in clocked process arniml 5947d 23h /t48/tags/rel_1_1/sw
268 io expander not suitable for dump compare arniml 6600d 21h /t48/tags/rel_1_1/sw
267 handle testcells for t8243 io expander arniml 6600d 21h /t48/tags/rel_1_1/sw
266 cell contains io expander tests arniml 6600d 21h /t48/tags/rel_1_1/sw
265 tagging changed for io expander simulation arniml 6600d 21h /t48/tags/rel_1_1/sw
264 initial check-in arniml 6600d 22h /t48/tags/rel_1_1/sw
246 initial check-in arniml 6605d 21h /t48/tags/rel_1_1/sw
245 initial check-in arniml 6605d 21h /t48/tags/rel_1_1/sw
241 include t8048 and t8039 testbenches arniml 6623d 19h /t48/tags/rel_1_1/sw
239 adapt t48 external ROM offset arniml 6623d 20h /t48/tags/rel_1_1/sw
238 initial check-in arniml 6623d 20h /t48/tags/rel_1_1/sw
237 initial check-in arniml 6623d 20h /t48/tags/rel_1_1/sw
236 initial check-in arniml 6623d 21h /t48/tags/rel_1_1/sw
230 simplify shell command execution arniml 6626d 19h /t48/tags/rel_1_1/sw
229 rework hex/simulation targets arniml 6626d 19h /t48/tags/rel_1_1/sw
199 initial check-in arniml 6857d 23h /t48/tags/rel_1_1/sw
194 initial check-in arniml 6859d 10h /t48/tags/rel_1_1/sw
185 initial check-in arniml 6912d 23h /t48/tags/rel_1_1/sw
184 initial check-in arniml 6913d 00h /t48/tags/rel_1_1/sw
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7004d 01h /t48/tags/rel_1_1/sw
141 disable external memory to avoid conflicts with outl a, bus arniml 7230d 01h /t48/tags/rel_1_1/sw
132 stop simulation upon assertion error arniml 7273d 20h /t48/tags/rel_1_1/sw
131 update arniml 7273d 20h /t48/tags/rel_1_1/sw
130 initial check-in arniml 7273d 20h /t48/tags/rel_1_1/sw
127 + log status of A11 properly during interrupt routines
+ trigger counter on negative edge of T1 instead of positive edge		 arniml 7343d 08h /t48/tags/rel_1_1/sw
126 + specify hex file for external ROM on i8039 command line
+ support for no_dump_compare file in test cell		 arniml 7343d 08h /t48/tags/rel_1_1/sw
125 exclude from dump compare arniml 7343d 08h /t48/tags/rel_1_1/sw
124 fix wrong handling of MB after return from interrupt arniml 7344d 06h /t48/tags/rel_1_1/sw

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.