OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif/] - Rev 238

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
238 initial check-in arniml 6594d 23h /t48/tags/rel_1_1/sw/verif
237 initial check-in arniml 6594d 23h /t48/tags/rel_1_1/sw/verif
236 initial check-in arniml 6595d 00h /t48/tags/rel_1_1/sw/verif
229 rework hex/simulation targets arniml 6597d 23h /t48/tags/rel_1_1/sw/verif
199 initial check-in arniml 6829d 03h /t48/tags/rel_1_1/sw/verif
194 initial check-in arniml 6830d 14h /t48/tags/rel_1_1/sw/verif
185 initial check-in arniml 6884d 02h /t48/tags/rel_1_1/sw/verif
184 initial check-in arniml 6884d 04h /t48/tags/rel_1_1/sw/verif
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"		 arniml 6975d 05h /t48/tags/rel_1_1/sw/verif
141 disable external memory to avoid conflicts with outl a, bus arniml 7201d 05h /t48/tags/rel_1_1/sw/verif
131 update arniml 7245d 00h /t48/tags/rel_1_1/sw/verif
130 initial check-in arniml 7245d 00h /t48/tags/rel_1_1/sw/verif
125 exclude from dump compare arniml 7314d 12h /t48/tags/rel_1_1/sw/verif
122 test MB after return from interrupt arniml 7315d 09h /t48/tags/rel_1_1/sw/verif
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7318d 03h /t48/tags/rel_1_1/sw/verif
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7358d 13h /t48/tags/rel_1_1/sw/verif
102 update for changes in address space of external memory arniml 7362d 09h /t48/tags/rel_1_1/sw/verif
99 initial check-in arniml 7362d 10h /t48/tags/rel_1_1/sw/verif
97 initial check-in arniml 7362d 10h /t48/tags/rel_1_1/sw/verif
95 check counter inactivity arniml 7363d 08h /t48/tags/rel_1_1/sw/verif
94 initial check-in arniml 7363d 08h /t48/tags/rel_1_1/sw/verif
90 intial check-in arniml 7363d 09h /t48/tags/rel_1_1/sw/verif
89 initial check-in arniml 7377d 05h /t48/tags/rel_1_1/sw/verif
87 abort gracfullt if memory bank switching does not work arniml 7378d 07h /t48/tags/rel_1_1/sw/verif
85 initial check-in arniml 7378d 12h /t48/tags/rel_1_1/sw/verif
57 abort if no interrupt occurs arniml 7394d 02h /t48/tags/rel_1_1/sw/verif
46 fix test arniml 7402d 02h /t48/tags/rel_1_1/sw/verif
42 change test values that match better to the test case arniml 7403d 06h /t48/tags/rel_1_1/sw/verif
39 initial check-in arniml 7405d 10h /t48/tags/rel_1_1/sw/verif
36 make calculation of expected value more readable arniml 7405d 11h /t48/tags/rel_1_1/sw/verif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.