OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif/] [black_box/] - Rev 292

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5604d 21h /t48/tags/rel_1_1/sw/verif/black_box
289 This commit was manufactured by cvs2svn to create tag 'rel_1_1'. 5918d 08h /t48/tags/rel_1_1/sw/verif/black_box
268 io expander not suitable for dump compare arniml 6572d 08h /t48/tags/rel_1_1/sw/verif/black_box
266 cell contains io expander tests arniml 6572d 08h /t48/tags/rel_1_1/sw/verif/black_box
265 tagging changed for io expander simulation arniml 6572d 08h /t48/tags/rel_1_1/sw/verif/black_box
264 initial check-in arniml 6572d 08h /t48/tags/rel_1_1/sw/verif/black_box
246 initial check-in arniml 6577d 07h /t48/tags/rel_1_1/sw/verif/black_box
245 initial check-in arniml 6577d 08h /t48/tags/rel_1_1/sw/verif/black_box
238 initial check-in arniml 6595d 06h /t48/tags/rel_1_1/sw/verif/black_box
236 initial check-in arniml 6595d 07h /t48/tags/rel_1_1/sw/verif/black_box
141 disable external memory to avoid conflicts with outl a, bus arniml 7201d 12h /t48/tags/rel_1_1/sw/verif/black_box
125 exclude from dump compare arniml 7314d 19h /t48/tags/rel_1_1/sw/verif/black_box
122 test MB after return from interrupt arniml 7315d 16h /t48/tags/rel_1_1/sw/verif/black_box
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"
arniml 7318d 10h /t48/tags/rel_1_1/sw/verif/black_box
102 update for changes in address space of external memory arniml 7362d 16h /t48/tags/rel_1_1/sw/verif/black_box
95 check counter inactivity arniml 7363d 15h /t48/tags/rel_1_1/sw/verif/black_box
94 initial check-in arniml 7363d 15h /t48/tags/rel_1_1/sw/verif/black_box
90 intial check-in arniml 7363d 16h /t48/tags/rel_1_1/sw/verif/black_box
87 abort gracfullt if memory bank switching does not work arniml 7378d 14h /t48/tags/rel_1_1/sw/verif/black_box
85 initial check-in arniml 7378d 19h /t48/tags/rel_1_1/sw/verif/black_box
57 abort if no interrupt occurs arniml 7394d 09h /t48/tags/rel_1_1/sw/verif/black_box
46 fix test arniml 7402d 09h /t48/tags/rel_1_1/sw/verif/black_box
42 change test values that match better to the test case arniml 7403d 13h /t48/tags/rel_1_1/sw/verif/black_box
39 initial check-in arniml 7405d 17h /t48/tags/rel_1_1/sw/verif/black_box
36 make calculation of expected value more readable arniml 7405d 18h /t48/tags/rel_1_1/sw/verif/black_box
34 fix test wrt AC arniml 7411d 11h /t48/tags/rel_1_1/sw/verif/black_box
25 initial check-in arniml 7412d 10h /t48/tags/rel_1_1/sw/verif/black_box
18 fix constant format arniml 7414d 08h /t48/tags/rel_1_1/sw/verif/black_box
17 fix test arniml 7414d 09h /t48/tags/rel_1_1/sw/verif/black_box
12 Imported sources arniml 7415d 09h /t48/tags/rel_1_1/sw/verif/black_box

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.