OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif] - Rev 194

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
194 initial check-in arniml 6859d 12h /t48/tags/rel_1_1/sw/verif
185 initial check-in arniml 6913d 01h /t48/tags/rel_1_1/sw/verif
184 initial check-in arniml 6913d 02h /t48/tags/rel_1_1/sw/verif
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"		 arniml 7004d 03h /t48/tags/rel_1_1/sw/verif
141 disable external memory to avoid conflicts with outl a, bus arniml 7230d 03h /t48/tags/rel_1_1/sw/verif
131 update arniml 7273d 22h /t48/tags/rel_1_1/sw/verif
130 initial check-in arniml 7273d 22h /t48/tags/rel_1_1/sw/verif
125 exclude from dump compare arniml 7343d 10h /t48/tags/rel_1_1/sw/verif
122 test MB after return from interrupt arniml 7344d 08h /t48/tags/rel_1_1/sw/verif
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7347d 01h /t48/tags/rel_1_1/sw/verif
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7387d 11h /t48/tags/rel_1_1/sw/verif
102 update for changes in address space of external memory arniml 7391d 08h /t48/tags/rel_1_1/sw/verif
99 initial check-in arniml 7391d 08h /t48/tags/rel_1_1/sw/verif
97 initial check-in arniml 7391d 09h /t48/tags/rel_1_1/sw/verif
95 check counter inactivity arniml 7392d 06h /t48/tags/rel_1_1/sw/verif
94 initial check-in arniml 7392d 06h /t48/tags/rel_1_1/sw/verif
90 intial check-in arniml 7392d 07h /t48/tags/rel_1_1/sw/verif
89 initial check-in arniml 7406d 03h /t48/tags/rel_1_1/sw/verif
87 abort gracfullt if memory bank switching does not work arniml 7407d 05h /t48/tags/rel_1_1/sw/verif
85 initial check-in arniml 7407d 11h /t48/tags/rel_1_1/sw/verif
57 abort if no interrupt occurs arniml 7423d 00h /t48/tags/rel_1_1/sw/verif
46 fix test arniml 7431d 00h /t48/tags/rel_1_1/sw/verif
42 change test values that match better to the test case arniml 7432d 04h /t48/tags/rel_1_1/sw/verif
39 initial check-in arniml 7434d 08h /t48/tags/rel_1_1/sw/verif
36 make calculation of expected value more readable arniml 7434d 09h /t48/tags/rel_1_1/sw/verif
34 fix test wrt AC arniml 7440d 02h /t48/tags/rel_1_1/sw/verif
25 initial check-in arniml 7441d 01h /t48/tags/rel_1_1/sw/verif
18 fix constant format arniml 7443d 00h /t48/tags/rel_1_1/sw/verif
17 fix test arniml 7443d 00h /t48/tags/rel_1_1/sw/verif
14 initial check-in arniml 7444d 00h /t48/tags/rel_1_1/sw/verif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.