OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1] - Rev 214

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
214 fix sensitivity list arniml 6852d 02h /t48/tags/rel_1_1
213 properly drive P1 and P2 with low impedance markers arniml 6856d 22h /t48/tags/rel_1_1
212 add bug reports
"Problem when INT and JMP"
"P2 Port value restored after expander access"		 arniml 6857d 01h /t48/tags/rel_1_1
211 wire signals for P2 low impedance marker issue arniml 6858d 00h /t48/tags/rel_1_1
210 entity changes for P2 low impedance marker issue arniml 6858d 00h /t48/tags/rel_1_1
209 entity changes for P2 low impedance issue arniml 6858d 00h /t48/tags/rel_1_1
208 wire signals for P2 low impeddance marker issue arniml 6858d 00h /t48/tags/rel_1_1
207 entity changes for P2 low impedance trigger issue arniml 6858d 00h /t48/tags/rel_1_1
206 * change low impedance markers for P2
separate marker for low and high part
* p2_o output is also registered to prevent combinational
output to pads		 arniml 6858d 00h /t48/tags/rel_1_1
205 operate ale_q and int_q with xtal_i after shift of ALE assertion to XTAL3 arniml 6858d 00h /t48/tags/rel_1_1
204 * suppress p2_output_pch_o when p2_output_exp is active
* wire xtal_i to interrupt module		 arniml 6858d 00h /t48/tags/rel_1_1
203 * shift assertion of ALE and PROG to xtal3
* correct change of revision 1.8		 arniml 6858d 00h /t48/tags/rel_1_1
202 fix address assignment arniml 6858d 00h /t48/tags/rel_1_1
201 split low impedance markers for P2 arniml 6858d 00h /t48/tags/rel_1_1
200 add check for
tCP: Port Control Setup to PROG'		 arniml 6858d 00h /t48/tags/rel_1_1
199 initial check-in arniml 6858d 01h /t48/tags/rel_1_1
198 fix package dependencies arniml 6858d 05h /t48/tags/rel_1_1
197 preliminary version 0.3 arniml 6859d 08h /t48/tags/rel_1_1
196 update to version 0.3 arniml 6859d 08h /t48/tags/rel_1_1
195 Suppress assertion of bus_read_bus_s when interrupt is pending.
This should fix bug report
"PROBLEM WHEN INT AND JMP"		 arniml 6859d 12h /t48/tags/rel_1_1
194 initial check-in arniml 6859d 12h /t48/tags/rel_1_1
193 iManual arniml 6874d 14h /t48/tags/rel_1_1
192 update list for Wishbone toplevel arniml 6875d 01h /t48/tags/rel_1_1
191 preliminary version 0.2 arniml 6875d 04h /t48/tags/rel_1_1
190 finalize change log for release 0.6 beta arniml 6875d 22h /t48/tags/rel_1_1
189 add bug report
"Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt"		 arniml 6907d 00h /t48/tags/rel_1_1
188 move check for int_pending_s into ea_i_='0' branch
this fixes a glitch on PCH when an interrutp occurs
during external program memory fetch		 arniml 6907d 01h /t48/tags/rel_1_1
187 Fix bug reports:
"Target address of JMP to Program Memory Bank 1 corrupted by interrupt"
"Return address of CALL to Program Memory Bank 1 corrupted by interrupt"
int_in_progress_o was active one cycle before int_pending_o is
asserted. this confused the mb multiplexer which determines the state of
the memory bank selection flag		 arniml 6907d 01h /t48/tags/rel_1_1
186 update to version 0.2 arniml 6908d 02h /t48/tags/rel_1_1
185 initial check-in arniml 6913d 00h /t48/tags/rel_1_1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.