OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4] - Rev 248

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
248 initial check-in arniml 6574d 16h /t48/tags/rel_1_4
247 initial check-in arniml 6574d 18h /t48/tags/rel_1_4
246 initial check-in arniml 6576d 17h /t48/tags/rel_1_4
245 initial check-in arniml 6576d 17h /t48/tags/rel_1_4
244 note about Simili arniml 6582d 16h /t48/tags/rel_1_4
243 update to version 0.4 arniml 6582d 17h /t48/tags/rel_1_4
242 initial check-in arniml 6582d 17h /t48/tags/rel_1_4
241 include t8048 and t8039 testbenches arniml 6594d 16h /t48/tags/rel_1_4
240 comment added about lower 1k of external ROM arniml 6594d 16h /t48/tags/rel_1_4
239 adapt t48 external ROM offset arniml 6594d 16h /t48/tags/rel_1_4
238 initial check-in arniml 6594d 16h /t48/tags/rel_1_4
237 initial check-in arniml 6594d 16h /t48/tags/rel_1_4
236 initial check-in arniml 6594d 17h /t48/tags/rel_1_4
235 cleanup dependencies arniml 6596d 16h /t48/tags/rel_1_4
234 cleanup & enhance external access arniml 6596d 16h /t48/tags/rel_1_4
233 added external ROM arniml 6596d 16h /t48/tags/rel_1_4
232 update to new memory concept arniml 6597d 15h /t48/tags/rel_1_4
231 obsoleted by new memory concept arniml 6597d 15h /t48/tags/rel_1_4
230 simplify shell command execution arniml 6597d 16h /t48/tags/rel_1_4
229 rework hex/simulation targets arniml 6597d 16h /t48/tags/rel_1_4
228 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom/t3x_rom arniml 6597d 16h /t48/tags/rel_1_4
227 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom arniml 6597d 16h /t48/tags/rel_1_4
226 replaced syn_ram with generic_ram_ena arniml 6597d 16h /t48/tags/rel_1_4
225 replaced syn_rom and syn_ram with t48_rom and generic_ram_ena arniml 6597d 16h /t48/tags/rel_1_4
224 initial check-in arniml 6597d 16h /t48/tags/rel_1_4
223 obsoleted arniml 6597d 16h /t48/tags/rel_1_4
222 add note about clock enable for data memory RAM macro arniml 6598d 16h /t48/tags/rel_1_4
221 new input xtal_en_i arniml 6598d 16h /t48/tags/rel_1_4
220 new input xtal_en_i arniml 6598d 16h /t48/tags/rel_1_4
219 new input xtal_en_i gates xtal_i base clock arniml 6598d 16h /t48/tags/rel_1_4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.