OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4] - Rev 52

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 + fix bug in PSW[3]
+ read SP properly for dump		 arniml 7395d 21h /t48/tags/rel_1_4
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents		 arniml 7395d 21h /t48/tags/rel_1_4
49 Imported sources arniml 7400d 22h /t48/tags/rel_1_4
48 update copyright notice arniml 7400d 22h /t48/tags/rel_1_4
47 initial check-in arniml 7400d 22h /t48/tags/rel_1_4
46 fix test arniml 7402d 20h /t48/tags/rel_1_4
45 remove unused signals arniml 7402d 20h /t48/tags/rel_1_4
44 default assignment for aux_carry_o arniml 7402d 21h /t48/tags/rel_1_4
43 fix sensitivity list arniml 7403d 21h /t48/tags/rel_1_4
42 change test values that match better to the test case arniml 7403d 23h /t48/tags/rel_1_4
41 expand PATH arniml 7403d 23h /t48/tags/rel_1_4
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7404d 00h /t48/tags/rel_1_4
39 initial check-in arniml 7406d 03h /t48/tags/rel_1_4
38 add measures to implement XCHD arniml 7406d 03h /t48/tags/rel_1_4
37 add dump_compare support arniml 7406d 03h /t48/tags/rel_1_4
36 make calculation of expected value more readable arniml 7406d 04h /t48/tags/rel_1_4
35 initial check-in arniml 7408d 21h /t48/tags/rel_1_4
34 fix test wrt AC arniml 7411d 22h /t48/tags/rel_1_4
33 rename pX_limp to pX_low_imp arniml 7411d 22h /t48/tags/rel_1_4
32 rename pX_limp to pX_low_imp arniml 7411d 22h /t48/tags/rel_1_4
31 refer PROJECT_DIR variable arniml 7411d 22h /t48/tags/rel_1_4
30 connect prog_n_o arniml 7412d 20h /t48/tags/rel_1_4
29 take auxiliary carry from direct ALU connection arniml 7412d 20h /t48/tags/rel_1_4
28 update wiring for DA support arniml 7412d 20h /t48/tags/rel_1_4
27 implemented mnemonic DA arniml 7412d 20h /t48/tags/rel_1_4
26 support for DA instruction arniml 7412d 21h /t48/tags/rel_1_4
25 initial check-in arniml 7412d 21h /t48/tags/rel_1_4
24 connect control signal for Port 2 expander arniml 7413d 04h /t48/tags/rel_1_4
23 rework Port 2 expander handling arniml 7413d 05h /t48/tags/rel_1_4
22 merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A arniml 7413d 05h /t48/tags/rel_1_4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.