OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4] - Rev 57

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 abort if no interrupt occurs arniml 7458d 01h /t48/tags/rel_1_4
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator
arniml 7459d 02h /t48/tags/rel_1_4
55 add dependency to tb_behav_pack for decoder arniml 7459d 02h /t48/tags/rel_1_4
54 - add tb_istrobe_s arniml 7459d 02h /t48/tags/rel_1_4
53 make istrobe visible through testbench package arniml 7459d 02h /t48/tags/rel_1_4
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7459d 02h /t48/tags/rel_1_4
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7459d 02h /t48/tags/rel_1_4
49 Imported sources arniml 7464d 04h /t48/tags/rel_1_4
48 update copyright notice arniml 7464d 04h /t48/tags/rel_1_4
47 initial check-in arniml 7464d 04h /t48/tags/rel_1_4
46 fix test arniml 7466d 01h /t48/tags/rel_1_4
45 remove unused signals arniml 7466d 01h /t48/tags/rel_1_4
44 default assignment for aux_carry_o arniml 7466d 02h /t48/tags/rel_1_4
43 fix sensitivity list arniml 7467d 03h /t48/tags/rel_1_4
42 change test values that match better to the test case arniml 7467d 05h /t48/tags/rel_1_4
41 expand PATH arniml 7467d 05h /t48/tags/rel_1_4
40 rework adder and force resource sharing between ADD, INC and DEC arniml 7467d 05h /t48/tags/rel_1_4
39 initial check-in arniml 7469d 09h /t48/tags/rel_1_4
38 add measures to implement XCHD arniml 7469d 09h /t48/tags/rel_1_4
37 add dump_compare support arniml 7469d 09h /t48/tags/rel_1_4
36 make calculation of expected value more readable arniml 7469d 10h /t48/tags/rel_1_4
35 initial check-in arniml 7472d 03h /t48/tags/rel_1_4
34 fix test wrt AC arniml 7475d 03h /t48/tags/rel_1_4
33 rename pX_limp to pX_low_imp arniml 7475d 03h /t48/tags/rel_1_4
32 rename pX_limp to pX_low_imp arniml 7475d 03h /t48/tags/rel_1_4
31 refer PROJECT_DIR variable arniml 7475d 03h /t48/tags/rel_1_4
30 connect prog_n_o arniml 7476d 02h /t48/tags/rel_1_4
29 take auxiliary carry from direct ALU connection arniml 7476d 02h /t48/tags/rel_1_4
28 update wiring for DA support arniml 7476d 02h /t48/tags/rel_1_4
27 implemented mnemonic DA arniml 7476d 02h /t48/tags/rel_1_4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.