OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk] - Rev 264

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
264 Final synthesis results. Gates, sdc, tcl, conf, etc. creep 5413d 23h /t6507lp/trunk
263 Added the final reports from synthesis without a VCD creep 5413d 23h /t6507lp/trunk
262 Final synthesis script. creep 5413d 23h /t6507lp/trunk
261 Added a better clock gating scheme with enable sharing creep 5414d 02h /t6507lp/trunk
260 removing useless files creep 5416d 20h /t6507lp/trunk
259 sync creep 5416d 20h /t6507lp/trunk
258 Fixed the input parametric testing logic, removed a pad. creep 5416d 20h /t6507lp/trunk
257 Modified script for DFT creep 5438d 23h /t6507lp/trunk
256 fp files creep 5438d 23h /t6507lp/trunk
255 Changed the PADS verilog description to minimize violations creep 5438d 23h /t6507lp/trunk
254 Fixed a latch in the design creep 5438d 23h /t6507lp/trunk
253 Changed the rw_mem signal name in the hierarchy creep 5462d 00h /t6507lp/trunk
252 Added a stubs file for the pads. creep 5462d 00h /t6507lp/trunk
251 Added the io wrapper creep 5462d 03h /t6507lp/trunk
250 Synthesis script changed creep 5462d 03h /t6507lp/trunk
249 Renamed the synthesis script creep 5462d 23h /t6507lp/trunk
248 Added a low power synthesis script creep 5467d 22h /t6507lp/trunk
247 Added the cpu mapped verilog creep 5467d 22h /t6507lp/trunk
246 Added some older files plus the first syn script creep 5469d 03h /t6507lp/trunk
245 Added a few dirs for the synthesis creep 5469d 03h /t6507lp/trunk
244 Added a few dirs for the synthesis creep 5469d 03h /t6507lp/trunk
243 Fixing STA_IDY bug creep 5510d 19h /t6507lp/trunk
242 Bug regardind the STA_IDY opcode creep 5510d 23h /t6507lp/trunk
241 Fixed half the problem with strange STA behavior. creep 5511d 22h /t6507lp/trunk
240 Finally fixed the decimal mode! creep 5512d 00h /t6507lp/trunk
239 Zero flag fixed for SBC while in Decimal Mode. Bug #34. gabrieloshiro 5512d 01h /t6507lp/trunk
238 ALU file is linted. creep 5514d 22h /t6507lp/trunk
237 Added a preliminary collision detection logic. creep 5515d 23h /t6507lp/trunk
236 Added the video converter testbench to the repository. creep 5516d 03h /t6507lp/trunk
235 Bug #60: added a brief simulation to the video_converter module. creep 5516d 20h /t6507lp/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.