OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl] - Rev 24

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Working on testbench and refactoring... now we could start some tests on the board... leonardoaraujo.santos 4483d 04h /uart_block/trunk/hdl
23 Working on uart_control refactoring leonardoaraujo.santos 4483d 05h /uart_block/trunk/hdl
22 Refactoring the uart_control leonardoaraujo.santos 4483d 08h /uart_block/trunk/hdl
21 Preparing to rewrite uart_control, adding pin to indicate data available at the RX leonardoaraujo.santos 4483d 14h /uart_block/trunk/hdl
20 Finishing at least the tests on testbench.... Was good to verify that the uart_control should be redesigned to allow concurrent receive and to clean the code... leonardoaraujo.santos 4483d 22h /uart_block/trunk/hdl
19 Working on the top wishbone slave testbench.... still need some fixes (Both on the testbench and on the uart_control.vhd) leonardoaraujo.santos 4483d 23h /uart_block/trunk/hdl
18 sdsd leonardoaraujo.santos 4484d 06h /uart_block/trunk/hdl
17 Working on slave testbench and fixing some bugs leonardoaraujo.santos 4484d 07h /uart_block/trunk/hdl
16 Adding testbench for wishbone slave module leonardoaraujo.santos 4484d 07h /uart_block/trunk/hdl
15 Taking out some warnings and transparent latches from the design leonardoaraujo.santos 4484d 08h /uart_block/trunk/hdl
14 Fixing some warnings... Adding wishbone slave leonardoaraujo.santos 4485d 04h /uart_block/trunk/hdl
13 Working on uart_control testbench... also applying some fixes... leonardoaraujo.santos 4485d 05h /uart_block/trunk/hdl
12 Working on the communication blocks leonardoaraujo.santos 4485d 06h /uart_block/trunk/hdl
11 Adding uart_communication_block leonardoaraujo.santos 4485d 09h /uart_block/trunk/hdl
10 Working on the control unit part leonardoaraujo.santos 4485d 12h /uart_block/trunk/hdl
9 Adding Control unit for uart block leonardoaraujo.santos 4486d 00h /uart_block/trunk/hdl
8 Solving some bugs in baud_generator.vhd leonardoaraujo.santos 4486d 11h /uart_block/trunk/hdl
7 Remember to clean project files leonardoaraujo.santos 4487d 07h /uart_block/trunk/hdl
6 Adding baud generator leonardoaraujo.santos 4487d 07h /uart_block/trunk/hdl
5 Adding sequential division (32 cycles per 32 bit word) leonardoaraujo.santos 4492d 09h /uart_block/trunk/hdl
4 Working on receiver leonardoaraujo.santos 4494d 09h /uart_block/trunk/hdl
3 Deleting unused files and changing tests leonardoaraujo.santos 4494d 10h /uart_block/trunk/hdl
2 Starting here .... leonardoaraujo.santos 4494d 11h /uart_block/trunk/hdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.