OpenCores
URL https://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk

Subversion Repositories versatile_fifo

[/] [versatile_fifo/] [trunk] - Rev 32

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 fixed SYN directives marcus.erlandsson 4961d 16h /versatile_fifo/trunk
31 port map unneback 5032d 09h /versatile_fifo/trunk
30 port map unneback 5032d 10h /versatile_fifo/trunk
29 ACTEL syn define unneback 5040d 07h /versatile_fifo/trunk
28 ACTEL async dual way FIFO unneback 5047d 17h /versatile_fifo/trunk
27 initial commit, dual way simplex FIFO unneback 5048d 08h /versatile_fifo/trunk
26 added ACTEL synthesis directive as define, +ACTEL unneback 5048d 08h /versatile_fifo/trunk
25 DFF SR as separate logic unneback 5188d 04h /versatile_fifo/trunk
24 updated fifo interfaces with re/rd and we/wr unneback 5188d 18h /versatile_fifo/trunk
23 unneback 5191d 07h /versatile_fifo/trunk
22 async fifo with multiple queues unneback 5191d 07h /versatile_fifo/trunk
21 added DFF SR unneback 5205d 05h /versatile_fifo/trunk
20 unneback 5205d 12h /versatile_fifo/trunk
19 DFF with async clear and set for Altera cycloneIV unneback 5206d 18h /versatile_fifo/trunk
18 ADDR and DATA width set to 8 resp 32 unneback 5207d 08h /versatile_fifo/trunk
17 based on updated versatile counter unneback 5211d 06h /versatile_fifo/trunk
16 changed power of two style unneback 5474d 16h /versatile_fifo/trunk
15 doc updated
gray_counter_defines added
dual port RAM updated
unneback 5478d 10h /versatile_fifo/trunk
14 added PDF unneback 5522d 17h /versatile_fifo/trunk
13 adr update unneback 5523d 19h /versatile_fifo/trunk
12 no mux on dual port mem read unneback 5536d 12h /versatile_fifo/trunk
11 name conflict
wptr1 changed to wptr1_cnt etc
unneback 5536d 14h /versatile_fifo/trunk
10 rptr2 unneback 5536d 16h /versatile_fifo/trunk
9 unneback 5542d 11h /versatile_fifo/trunk
8 unneback 5542d 11h /versatile_fifo/trunk
7 unneback 5542d 11h /versatile_fifo/trunk
6 unneback 5542d 14h /versatile_fifo/trunk
5 async compare for fifo full and empty unneback 5542d 15h /versatile_fifo/trunk
4 unneback 5542d 19h /versatile_fifo/trunk
3 unneback 5542d 19h /versatile_fifo/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.