OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] - Rev 43

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 added logic for parity generation and check unneback 4877d 18h /versatile_library/trunk
42 updated mux_andor unneback 4881d 17h /versatile_library/trunk
41 typo in registers.v unneback 4881d 19h /versatile_library/trunk
40 new build environment with custom.v added as a result file unneback 4881d 19h /versatile_library/trunk
39 added simple port prio based wb arbiter unneback 4882d 16h /versatile_library/trunk
38 updated andor mux unneback 4882d 16h /versatile_library/trunk
37 corrected polynom with length 20 unneback 4888d 13h /versatile_library/trunk
36 added generic andor_mux unneback 4889d 21h /versatile_library/trunk
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4890d 08h /versatile_library/trunk
34 added vl_mux2_andor and vl_mux3_andor unneback 4890d 08h /versatile_library/trunk
33 updated wb3wb3_bridge unneback 4903d 10h /versatile_library/trunk
32 added vl_pll for ALTERA (cycloneIII) unneback 4910d 20h /versatile_library/trunk
31 sync FIFO updated unneback 4930d 16h /versatile_library/trunk
30 updated counter for level1 and level2 function unneback 4930d 16h /versatile_library/trunk
29 updated counter for level1 and level2 function unneback 4930d 16h /versatile_library/trunk
28 added sync simplex FIFO unneback 4931d 17h /versatile_library/trunk
27 added sync simplex FIFO unneback 4931d 17h /versatile_library/trunk
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4931d 19h /versatile_library/trunk
25 added sync FIFO unneback 4932d 08h /versatile_library/trunk
24 added vl_dff_ce_set unneback 4933d 16h /versatile_library/trunk
23 fixed port map error in async fifo 1r1w unneback 4934d 07h /versatile_library/trunk
22 added binary counters unneback 4934d 12h /versatile_library/trunk
21 reg -> wire in and or mux in logic unneback 4935d 08h /versatile_library/trunk
20 naming convention vl_ unneback 4936d 19h /versatile_library/trunk
19 naming convention vl_ unneback 4936d 19h /versatile_library/trunk
18 naming convention vl_ unneback 4936d 19h /versatile_library/trunk
17 unneback 5000d 08h /versatile_library/trunk
16 converting utility for ROM unneback 5000d 20h /versatile_library/trunk
15 added delay line unneback 5006d 16h /versatile_library/trunk
14 reg -> wire for various signals unneback 5006d 21h /versatile_library/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.