OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] - Rev 42

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 updated mux_andor unneback 4873d 09h /versatile_library/trunk/rtl
41 typo in registers.v unneback 4873d 10h /versatile_library/trunk/rtl
40 new build environment with custom.v added as a result file unneback 4873d 10h /versatile_library/trunk/rtl
39 added simple port prio based wb arbiter unneback 4874d 07h /versatile_library/trunk/rtl
38 updated andor mux unneback 4874d 07h /versatile_library/trunk/rtl
37 corrected polynom with length 20 unneback 4880d 04h /versatile_library/trunk/rtl
36 added generic andor_mux unneback 4881d 12h /versatile_library/trunk/rtl
35 added vl_mux2_andor and vl_mux3_andor localparam unneback 4882d 00h /versatile_library/trunk/rtl
34 added vl_mux2_andor and vl_mux3_andor unneback 4882d 00h /versatile_library/trunk/rtl
33 updated wb3wb3_bridge unneback 4895d 02h /versatile_library/trunk/rtl
32 added vl_pll for ALTERA (cycloneIII) unneback 4902d 12h /versatile_library/trunk/rtl
31 sync FIFO updated unneback 4922d 07h /versatile_library/trunk/rtl
30 updated counter for level1 and level2 function unneback 4922d 07h /versatile_library/trunk/rtl
29 updated counter for level1 and level2 function unneback 4922d 07h /versatile_library/trunk/rtl
28 added sync simplex FIFO unneback 4923d 09h /versatile_library/trunk/rtl
27 added sync simplex FIFO unneback 4923d 09h /versatile_library/trunk/rtl
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4923d 10h /versatile_library/trunk/rtl
25 added sync FIFO unneback 4924d 00h /versatile_library/trunk/rtl
24 added vl_dff_ce_set unneback 4925d 07h /versatile_library/trunk/rtl
23 fixed port map error in async fifo 1r1w unneback 4925d 22h /versatile_library/trunk/rtl
22 added binary counters unneback 4926d 03h /versatile_library/trunk/rtl
21 reg -> wire in and or mux in logic unneback 4926d 23h /versatile_library/trunk/rtl
18 naming convention vl_ unneback 4928d 10h /versatile_library/trunk/rtl
17 unneback 4992d 00h /versatile_library/trunk/rtl
15 added delay line unneback 4998d 07h /versatile_library/trunk/rtl
14 reg -> wire for various signals unneback 4998d 13h /versatile_library/trunk/rtl
13 cosmetic update unneback 4998d 14h /versatile_library/trunk/rtl
12 added wishbone comliant modules unneback 4999d 10h /versatile_library/trunk/rtl
11 async fifo simplex unneback 5000d 01h /versatile_library/trunk/rtl
10 added dff_ce_clear unneback 5002d 00h /versatile_library/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.