OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] [versatile_library/] [trunk/] [rtl/] [verilog] - Rev 29

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 updated counter for level1 and level2 function unneback 4922d 02h /versatile_library/trunk/rtl/verilog
28 added sync simplex FIFO unneback 4923d 03h /versatile_library/trunk/rtl/verilog
27 added sync simplex FIFO unneback 4923d 03h /versatile_library/trunk/rtl/verilog
26 typo in sync FIFO, added cnt_lfsr_ce_q cnt_lfsr_ce_clear_q unneback 4923d 05h /versatile_library/trunk/rtl/verilog
25 added sync FIFO unneback 4923d 18h /versatile_library/trunk/rtl/verilog
24 added vl_dff_ce_set unneback 4925d 02h /versatile_library/trunk/rtl/verilog
23 fixed port map error in async fifo 1r1w unneback 4925d 16h /versatile_library/trunk/rtl/verilog
22 added binary counters unneback 4925d 22h /versatile_library/trunk/rtl/verilog
21 reg -> wire in and or mux in logic unneback 4926d 18h /versatile_library/trunk/rtl/verilog
18 naming convention vl_ unneback 4928d 05h /versatile_library/trunk/rtl/verilog
17 unneback 4991d 18h /versatile_library/trunk/rtl/verilog
15 added delay line unneback 4998d 02h /versatile_library/trunk/rtl/verilog
14 reg -> wire for various signals unneback 4998d 07h /versatile_library/trunk/rtl/verilog
13 cosmetic update unneback 4998d 09h /versatile_library/trunk/rtl/verilog
12 added wishbone comliant modules unneback 4999d 05h /versatile_library/trunk/rtl/verilog
11 async fifo simplex unneback 4999d 20h /versatile_library/trunk/rtl/verilog
10 added dff_ce_clear unneback 5001d 18h /versatile_library/trunk/rtl/verilog
8 added dff_ce_clear unneback 5001d 19h /versatile_library/trunk/rtl/verilog
7 mem update unneback 5001d 19h /versatile_library/trunk/rtl/verilog
6 added library files unneback 5014d 20h /versatile_library/trunk/rtl/verilog
5 memories added unneback 5014d 20h /versatile_library/trunk/rtl/verilog
4 added counters unneback 5019d 00h /versatile_library/trunk/rtl/verilog
3 various updates
counter added		 unneback 5021d 19h /versatile_library/trunk/rtl/verilog
2 initial check-in unneback 5022d 20h /versatile_library/trunk/rtl/verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.