OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl/] [trunk] - Rev 48

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 dq_oe fix unneback 5224d 11h /versatile_mem_ctrl/trunk
47 support for registered outputs on ras, cas and we unneback 5224d 12h /versatile_mem_ctrl/trunk
46 cosmetic updates unneback 5224d 13h /versatile_mem_ctrl/trunk
45 added unneback 5224d 15h /versatile_mem_ctrl/trunk
44 registered row comparison unneback 5226d 15h /versatile_mem_ctrl/trunk
43 unneback 5226d 20h /versatile_mem_ctrl/trunk
42 added pipeline stage for egress FIFO readot unneback 5227d 04h /versatile_mem_ctrl/trunk
41 Added two alternate data capture functions. mikaeljf 5227d 12h /versatile_mem_ctrl/trunk
40 updated fifo interfaces with re/rd and we/wr unneback 5227d 19h /versatile_mem_ctrl/trunk
39 updated FIFO and SDR 16 unneback 5228d 06h /versatile_mem_ctrl/trunk
38 casex in rw state to save logic unneback 5230d 14h /versatile_mem_ctrl/trunk
37 unneback 5231d 04h /versatile_mem_ctrl/trunk
36 unneback 5231d 05h /versatile_mem_ctrl/trunk
35 work for limited test case unneback 5231d 12h /versatile_mem_ctrl/trunk
34 added unneback 5231d 12h /versatile_mem_ctrl/trunk
33 work for limited test case, no cke inhibit for fifo empty unneback 5231d 15h /versatile_mem_ctrl/trunk
32 Updated the testbench to match the new wishbone interface. mikaeljf 5234d 19h /versatile_mem_ctrl/trunk
31 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5236d 12h /versatile_mem_ctrl/trunk
30 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5236d 12h /versatile_mem_ctrl/trunk
29 Adapted the test bench to the new wishbone interface. mikaeljf 5240d 12h /versatile_mem_ctrl/trunk
28 Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'. mikaeljf 5240d 14h /versatile_mem_ctrl/trunk
27 unneback 5244d 05h /versatile_mem_ctrl/trunk
26 compiles OK, not simulated unneback 5246d 04h /versatile_mem_ctrl/trunk
25 unneback 5246d 07h /versatile_mem_ctrl/trunk
24 Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions. mikaeljf 5246d 18h /versatile_mem_ctrl/trunk
23 Removed redundant code. mikaeljf 5254d 11h /versatile_mem_ctrl/trunk
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5256d 07h /versatile_mem_ctrl/trunk
21 Updated the Altera timing constraints file (.sdc). mikaeljf 5260d 10h /versatile_mem_ctrl/trunk
20 Minor update of sdc-file. mikaeljf 5262d 11h /versatile_mem_ctrl/trunk
19 Added do-file for Modelsim waveform viewer. mikaeljf 5268d 16h /versatile_mem_ctrl/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.