OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] [versatile_mem_ctrl] - Rev 31

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5236d 19h /versatile_mem_ctrl
30 Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts. mikaeljf 5236d 19h /versatile_mem_ctrl
29 Adapted the test bench to the new wishbone interface. mikaeljf 5240d 19h /versatile_mem_ctrl
28 Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'. mikaeljf 5240d 21h /versatile_mem_ctrl
27 unneback 5244d 12h /versatile_mem_ctrl
26 compiles OK, not simulated unneback 5246d 11h /versatile_mem_ctrl
25 unneback 5246d 14h /versatile_mem_ctrl
24 Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions. mikaeljf 5247d 01h /versatile_mem_ctrl
23 Removed redundant code. mikaeljf 5254d 18h /versatile_mem_ctrl
22 Updated the Altera timing constraints file, also minor updates of defines file and Makefile. mikaeljf 5256d 14h /versatile_mem_ctrl
21 Updated the Altera timing constraints file (.sdc). mikaeljf 5260d 17h /versatile_mem_ctrl
20 Minor update of sdc-file. mikaeljf 5262d 18h /versatile_mem_ctrl
19 Added do-file for Modelsim waveform viewer. mikaeljf 5268d 23h /versatile_mem_ctrl
18 Updated the rtl/verilog Makefile and the bench Makefile. mikaeljf 5269d 20h /versatile_mem_ctrl
17 Modified rtl Makefile and tb_defines.v mikaeljf 5272d 19h /versatile_mem_ctrl
16 Added fizzim.pl mikaeljf 5272d 19h /versatile_mem_ctrl
15 Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera. mikaeljf 5273d 19h /versatile_mem_ctrl
14 Added external feedback of DDR SDRAM clock. mikaeljf 5363d 22h /versatile_mem_ctrl
13 Modified DDR FSM for read and write, added counters for burst length, read/write latency, write recovery time etc. Added DCM with external feedback. mikaeljf 5364d 01h /versatile_mem_ctrl
12 Minor update of whishbone FSMs in TB mikaeljf 5374d 01h /versatile_mem_ctrl
11 Initial version with support for DDR mikaeljf 5374d 13h /versatile_mem_ctrl
10 unneback 5401d 21h /versatile_mem_ctrl
9 testbench unneback 5401d 21h /versatile_mem_ctrl
8 unneback 5497d 17h /versatile_mem_ctrl
7 unneback 5497d 17h /versatile_mem_ctrl
6 unneback 5497d 18h /versatile_mem_ctrl
5 pass initial testing unneback 5497d 18h /versatile_mem_ctrl
4 unneback 5498d 21h /versatile_mem_ctrl
3 unneback 5499d 00h /versatile_mem_ctrl
2 initial unneback 5504d 21h /versatile_mem_ctrl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.