OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [bench/] - Rev 70

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5208d 08h /xgate/trunk/bench
65 Parameterize delays based on number of RAM wait states. rehayes 5228d 04h /xgate/trunk/bench
62 Cleanup implicit wire declarations. rehayes 5238d 03h /xgate/trunk/bench
60 Add ability at insert wait states on RAM access rehayes 5245d 03h /xgate/trunk/bench
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5313d 07h /xgate/trunk/bench
50 incremental update to match status bit changes rehayes 5329d 03h /xgate/trunk/bench
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5364d 03h /xgate/trunk/bench
39 delete rehayes 5392d 07h /xgate/trunk/bench
37 RAM model breakout for testbench rehayes 5392d 08h /xgate/trunk/bench
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5392d 08h /xgate/trunk/bench
35 Add byte lane select input to all tasks rehayes 5392d 08h /xgate/trunk/bench
27 Subversion test, no actual code changes rehayes 5417d 02h /xgate/trunk/bench
21 Added timeout, total error count, and XGCHN test rehayes 5425d 03h /xgate/trunk/bench
20 Added event signal for compare error tracking in top level test bench. rehayes 5425d 03h /xgate/trunk/bench
19 Verilog memory image for testing rehayes 5425d 03h /xgate/trunk/bench
18 Complete XGCHN test code rehayes 5425d 03h /xgate/trunk/bench
13 Debug functions test code rehayes 5439d 03h /xgate/trunk/bench
11 Update with Single Step debuging test rehayes 5439d 03h /xgate/trunk/bench
10 Minor Cleanup rehayes 5444d 03h /xgate/trunk/bench
9 Update for new testbench usage rehayes 5445d 02h /xgate/trunk/bench
8 Clean up, Fix default ISR rehayes 5445d 02h /xgate/trunk/bench
7 Fix to take advantage of change to sconv program. rehayes 5451d 01h /xgate/trunk/bench
6 Update to create output file name from input file name by changing extension to .v rehayes 5451d 01h /xgate/trunk/bench
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5452d 04h /xgate/trunk/bench
3 Clean up rehayes 5460d 01h /xgate/trunk/bench
2 Initial Checkin rehayes 5460d 01h /xgate/trunk/bench

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.