OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [bench] - Rev 100

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
100 Enabled PC underflow test. rehayes 4186d 14h /xgate/trunk/bench
99 Memory image for testing PC underflow/overflow. rehayes 4186d 14h /xgate/trunk/bench
95 Covers all 127 interrupts with one service routine. rehayes 4597d 05h /xgate/trunk/bench
94 Update irq test to check all interrupts, add sync reset test. All this to improve code coverage. rehayes 4597d 05h /xgate/trunk/bench
93 Initial revision, memory image for skipjack test. rehayes 4597d 05h /xgate/trunk/bench
89 Code cleanup. rehayes 4611d 04h /xgate/trunk/bench
86 Add JTAG test tasks rehayes 4811d 04h /xgate/trunk/bench
82 Added debug module to assist in software debugging. rehayes 5086d 08h /xgate/trunk/bench
73 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5176d 11h /xgate/trunk/bench
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5177d 14h /xgate/trunk/bench
65 Parameterize delays based on number of RAM wait states. rehayes 5197d 10h /xgate/trunk/bench
62 Cleanup implicit wire declarations. rehayes 5207d 10h /xgate/trunk/bench
60 Add ability at insert wait states on RAM access rehayes 5214d 10h /xgate/trunk/bench
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5282d 13h /xgate/trunk/bench
50 incremental update to match status bit changes rehayes 5298d 10h /xgate/trunk/bench
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5333d 10h /xgate/trunk/bench
39 delete rehayes 5361d 13h /xgate/trunk/bench
37 RAM model breakout for testbench rehayes 5361d 14h /xgate/trunk/bench
36 Added bus arbitration for slave bus, but not fully functional yet. Added byte lane selects to task calls. rehayes 5361d 14h /xgate/trunk/bench
35 Add byte lane select input to all tasks rehayes 5361d 14h /xgate/trunk/bench
27 Subversion test, no actual code changes rehayes 5386d 08h /xgate/trunk/bench
21 Added timeout, total error count, and XGCHN test rehayes 5394d 09h /xgate/trunk/bench
20 Added event signal for compare error tracking in top level test bench. rehayes 5394d 09h /xgate/trunk/bench
19 Verilog memory image for testing rehayes 5394d 09h /xgate/trunk/bench
18 Complete XGCHN test code rehayes 5394d 10h /xgate/trunk/bench
13 Debug functions test code rehayes 5408d 10h /xgate/trunk/bench
11 Update with Single Step debuging test rehayes 5408d 10h /xgate/trunk/bench
10 Minor Cleanup rehayes 5413d 10h /xgate/trunk/bench
9 Update for new testbench usage rehayes 5414d 08h /xgate/trunk/bench
8 Clean up, Fix default ISR rehayes 5414d 08h /xgate/trunk/bench

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.