OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl] - Rev 98

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
98 Fixed PC underflow detect error when loading PC at thread startup. rehayes 4248d 22h /xgate/trunk/rtl
97 Fix lint problems, change lowest interrupt vector from 0 to 1.\nDetect program counter underflow/overflow as a software error. rehayes 4268d 10h /xgate/trunk/rtl
96 Fix lint problems, change lowest interrupt vector from 0 to 1. rehayes 4268d 10h /xgate/trunk/rtl
92 Add sync reset to bypass register. rehayes 4659d 13h /xgate/trunk/rtl
89 Code cleanup. rehayes 4673d 12h /xgate/trunk/rtl
88 Updated with complete code rehayes 4746d 21h /xgate/trunk/rtl
87 First pass JTAG TAP, state machine working but needs work to complete reset of TAP. rehayes 4873d 11h /xgate/trunk/rtl
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5233d 18h /xgate/trunk/rtl
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5238d 19h /xgate/trunk/rtl
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5239d 22h /xgate/trunk/rtl
64 Fixed more bugs related to wait states and debug mode. rehayes 5259d 18h /xgate/trunk/rtl
63 Remove historical output ports that are no longer used. rehayes 5269d 18h /xgate/trunk/rtl
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5276d 18h /xgate/trunk/rtl
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5328d 20h /xgate/trunk/rtl
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5344d 21h /xgate/trunk/rtl
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5360d 18h /xgate/trunk/rtl
43 Update for single program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5394d 15h /xgate/trunk/rtl
42 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5394d 15h /xgate/trunk/rtl
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5395d 17h /xgate/trunk/rtl
40 Update for single program counter adder rehayes 5415d 20h /xgate/trunk/rtl
34 minor changes related to wishbone master interface rehayes 5423d 22h /xgate/trunk/rtl
31 Cleanup for MAX_CHANNEL bus rehayes 5435d 17h /xgate/trunk/rtl
30 Added pins debud_mode_i and secure_mode_i. Cleanup for xgif bus rehayes 5435d 17h /xgate/trunk/rtl
29 Added some constant assigments, still needs more work to complete rehayes 5435d 17h /xgate/trunk/rtl
28 Added comment line rehayes 5435d 17h /xgate/trunk/rtl
26 Add synopsys commands, add else defaults for semphore state machine. rehayes 5450d 19h /xgate/trunk/rtl
25 Fix connected net name rehayes 5450d 19h /xgate/trunk/rtl
24 Delete unused inputs rehayes 5450d 20h /xgate/trunk/rtl
17 Additions for XGCHID debug commands rehayes 5456d 17h /xgate/trunk/rtl
15 Fix R1 load at boot up, add debug features rehayes 5469d 15h /xgate/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.