OpenCores
URL https://opencores.org/ocsvn/zap/zap/trunk

Subversion Repositories zap

[/] [zap/] - Rev 55

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Autosave Sun Sep 19 04:29:17 IST 2021 Revanth 996d 20h /zap
54 Autosave Sun Sep 19 04:28:17 IST 2021 Revanth 996d 20h /zap
53 Autosave Sun Sep 19 04:21:51 IST 2021 Revanth 996d 20h /zap
52 updated readme Revanth 996d 20h /zap
51 Cleanup some code Revanth 997d 20h /zap
50 updated readme Revanth 1000d 04h /zap
49 updated readme Revanth 1000d 04h /zap
48 Updated readme Revanth 1000d 04h /zap
47 added license to readme Revanth 1001d 05h /zap
46 removed tbd code Revanth 1003d 06h /zap
45 updated readme Revanth 1003d 07h /zap
44 Revanth 1003d 08h /zap
43 Updated to v5T Revanth 1003d 08h /zap
42 Readme Revanth 2198d 04h /zap
41 Comments Revanth 2198d 04h /zap
40 Updated doc Revanth 2198d 05h /zap
39 Fixed BP bug Revanth 2198d 05h /zap
38 Revanth 2199d 04h /zap
37 Revanth 2201d 05h /zap
36 Added comments in testbench. Revanth 2207d 19h /zap
35 Added uart_tx Revanth 2208d 04h /zap
34 Added simple Thumb TC. Updated docs Revanth 2208d 05h /zap
33 Updated config and TC description. Revanth 2208d 16h /zap
32 Added documentation, makefile updates Revanth 2209d 04h /zap
31 Fixed large page AP sel Revanth 2209d 13h /zap
30 Added comments Revanth 2211d 02h /zap
29 Added timer and VIC in TB. Revanth 2211d 02h /zap
28 Minor updates Revanth 2214d 16h /zap
27 Added checks for XTerm and iverilog Revanth 2216d 03h /zap
26 Revanth 2216d 05h /zap

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.