OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 75

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 initial import simont 7921d 12h /
74 add module oc8051_wb_iinterface simont 7929d 13h /
73 initial import simont 7929d 13h /
72 fix bug in interface to external data ram simont 7929d 15h /
71 add cache simont 7933d 14h /
70 initial import simont 7933d 14h /
69 add parameters simont 7933d 16h /
68 add instruction cache and DELAY parameters for external ram, rom simont 7933d 16h /
67 add parameters for instruction cache simont 7933d 16h /
66 added xrom_test simont 7934d 12h /
65 add oc8051_icache and oc8051_cache_ram simont 7934d 12h /
64 signal es_int=1'b0 simont 7934d 13h /
63 initial import simont 7934d 13h /
62 fix bugs in instruction interface simont 7934d 13h /
61 fix bug simont 7935d 15h /
60 initial inport simont 7936d 16h /
59 add external rom simont 7940d 11h /
58 add external rom testing simont 7940d 11h /
57 add module oc8051_xrom simont 7940d 11h /
56 initial CVS input simont 7940d 11h /
55 added parameter DELAY simont 7940d 11h /
54 cahnge interface to instruction rom simont 7940d 11h /
53 initial CVS inport simont 7940d 11h /
52 fix bugs simont 7940d 11h /
51 fix bugs simont 7942d 16h /
50 fix bugs simont 7942d 17h /
49 verification added simont 7949d 16h /
48 added program for rom converting simont 7957d 12h /
47 remove unused files simont 7957d 12h /
46 prepared header simont 7957d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.