OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 635

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
635 Fixed Makefile bug. ivang 8184d 05h /
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8185d 06h /
633 Bug fix in command line parser. ivang 8185d 07h /
632 profiler and mprofiler merged into sim. ivang 8186d 02h /
631 Real cache access is simulated now. simons 8187d 01h /
630 some bug fixes in store buffer analysis markom 8187d 10h /
629 typo fixed markom 8187d 13h /
628 This commit was manufactured by cvs2svn to create tag 'pre-GNU-merge'. 8187d 14h /
627 or32 restored markom 8187d 14h /
626 store buffer added markom 8187d 14h /
625 Bus error bug fixed. Cache routines added. simons 8188d 06h /
624 Added logging of writes/read to/from SPR registers. ivang 8188d 06h /
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8188d 08h /
622 Cache test works on hardware. simons 8188d 11h /
621 Cache test works on hardware. simons 8188d 12h /
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8188d 13h /
619 all test pass, after newest changes markom 8188d 13h /
618 Fixed display of new 'void' nop insns. lampret 8188d 21h /
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8188d 22h /
616 flags test added markom 8191d 08h /
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8191d 08h /
614 Changed to support new debug if. simons 8191d 15h /
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8192d 12h /
612 Tick timer period extended to meet real timing. simons 8192d 13h /
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8193d 15h /
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8193d 15h /
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8193d 15h /
608 Range exception removed from test. simons 8194d 10h /
607 single step steps just one instruction ^c bug fixed markom 8194d 11h /
606 raw register range bug fixed; acv_uart test passes markom 8195d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.