OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] - Rev 253

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
253 .... jguarin2002 4291d 10h /
252 Performance Results on the Raytrac jguarin2002 4292d 14h /
251 Es claro.... jguarin2002 4292d 14h /
250 Design changed..... doubts about OS using jguarin2002 4292d 14h /
249 Using a register as a 66.5 MHZ timer counter jguarin2002 4295d 05h /
248 Corrected an error on the normal jguarin2002 4303d 11h /
247 Advance in application... but some normalization problems had popped up jguarin2002 4304d 03h /
246 framework for conditional and accumulative operations DESCRIBED NOT IMPLEMENTED jguarin2002 4310d 15h /
245 Avances pequenos en los documentos jguarin2002 4323d 10h /
244 Changed the directory structure a little bit, there is now wide arith (which encapsulates in a single RTL 3 adders or 3 adders jguarin2002 4326d 08h /
243 The Registers BASE+1, BASE+2, BASE+3 are used now for debugging purposes jguarin2002 4326d 08h /
242 AS1 produced an unnoticed delay, the compiler geenerated an extra stage..... so a delay constant was added to sync this extra stage with the operation via ssync_chain jguarin2002 4326d 08h /
241 fmul32 x 6 multipliers wide jguarin2002 4327d 04h /
240 last minute correction jguarin2002 4327d 08h /
239 wide multiplicator added to avoid optimization jguarin2002 4327d 09h /
238 wide multiplicator added to avoid optimization jguarin2002 4327d 09h /
237 corrected errors in raytrac.vhd jguarin2002 4327d 10h /
236 Tunnning delay added to q0 queue jguarin2002 4327d 13h /
235 Tunnning delay added to q0 queue jguarin2002 4327d 14h /
234 raytrac update nothing major jguarin2002 4328d 13h /
233 raytrac sopc component updated jguarin2002 4328d 13h /
232 raytrac sopc component updated jguarin2002 4328d 13h /
231 nfetch address counter implemented in a whole register for convinience jguarin2002 4328d 14h /
230 RC 1.0 Previous rev(228), is functional and even more than this one, but is bigger and is for debugging jguarin2002 4333d 16h /
229 Total RtEngine Hardware, BUT, problems with interconnection... perhaps theres a problem with long path on ssumando5 jguarin2002 4334d 17h /
228 Fixed a BUG where big differences betweeen exponents difference suffered from miss-signedness because of the width of the result was 1 bit narrower, and still its highest significant bit was taken as the sign, in result big differences in where taken as negative results... leading to situations like A+0=0 cause the exponent chosen as the big one was the zero's (-127) leading to an unexpected 0 in the result. The bug was fixed by correcting the signedness of the operation and making the result less narrower in one bit. jguarin2002 4336d 10h /
227 Fixed a BUG where big differences betweeen exponents difference suffered from miss-signedness because of the width of the result was 1 bit narrower, and still its highest significant bit was taken as the sign, in result big differences in where taken as negative results... leading to situations like A+0=0 cause the exponent chosen as the big one was the zero's (-127) leading to an unexpected 0 in the result. The bug was fixed by correcting the signedness of the operation and making the result less narrower in one bit. jguarin2002 4336d 13h /
226 Documento 90%, falta el glosario de siglas, el anexo de referencia de RTLs, el capitulo 9 (trazador de rayos) y la bibiliografia jguarin2002 4336d 14h /
225 Documento 90%, falta el glosario de siglas, el anexo de referencia de RTLs, el capitulo 9 (trazador de rayos) y la bibiliografia jguarin2002 4336d 15h /
224 Documento 90%, falta el glosario de siglas, el anexo de referencia de RTLs, el capitulo 9 (trazador de rayos) y la bibiliografia jguarin2002 4336d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.