URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] - Rev 130

Rev	Log message	Author	Age	Path
130	prepared programs for new timing.	simont	7769d 16h	/
129	updated...	simont	7769d 16h	/
128	chance idat_ir to 24 bit wide	simont	7779d 00h	/
127	fix bug (cyc_o and stb_o)	simont	7779d 00h	/
126	define OC8051_XILINX_RAMB added	simont	7779d 00h	/
125	update, add prescaler, rclk, tclk.	simont	7779d 00h	/
124	add support for external rom from xilinx ramb4	simont	7779d 00h	/
123	fiz bug iv pcs operation.	simont	7780d 19h	/
122	deifne OC8051_ROM added	simont	7784d 00h	/
121	Change pc add value from 23'h to 16'h	simont	7784d 00h	/
120	defines for pherypherals added	simont	7784d 21h	/
119	remove signal sbuf_txd [12:11]	simont	7785d 01h	/
118	change wr_sft to 2 bit wire.	simont	7785d 17h	/
117	Register oc8051_sfr dato output, add signal wait_data.	simont	7785d 18h	/
116	change sfr's interface.	simont	7787d 19h	/
115	change uart to meet timing.	simont	7787d 20h	/
114	remove t2mod register	simont	7790d 23h	/
113	signal prsc_ow added.	simont	7790d 23h	/
112	change timers to meet timing specifications (add divider with 12)	simont	7790d 23h	/
111	Remove instruction cache and wb_interface	simont	7791d 14h	/
110	change adr_i and adr_o length.	simont	7791d 14h	/
109	add `include "oc8051_defines.v"	simont	7791d 14h	/
108	fix some bugs, use oc8051_cache_ram.	simont	7791d 14h	/
107	Include instruction cache.	simont	7791d 14h	/
106	generic_dpram used	simont	7792d 17h	/
105	generic_dpram used	simont	7792d 17h	/
104	use generic_dpram	simont	7792d 18h	/
103	rename signals	simont	7792d 19h	/
102	raname signals.	simont	7792d 19h	/
101	initial inport	simont	7792d 22h	/