OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] - Rev 49

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 Added random seed for simulation. sybreon 6122d 18h /
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6124d 00h /
47 Added -msoft-float and -mxl-soft-div compiler flags. sybreon 6124d 00h /
46 Minor code cleanup. sybreon 6124d 20h /
45 Minor code cleanup. sybreon 6124d 21h /
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6125d 10h /
43 Added interrupt simulation.
Changed "human readable" simulation output.		 sybreon 6125d 10h /
42 Enable MSR_IE with software. sybreon 6125d 11h /
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6126d 02h /
40 Recommended to compile code with -O2/3/s sybreon 6136d 10h /
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6136d 10h /
38 Added interrupt support. sybreon 6281d 10h /
37 This commit was manufactured by cvs2svn to create tag 'AEMB_7_05'. 6294d 20h /
36 Removed asynchronous reset signal. sybreon 6294d 20h /
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6295d 17h /
34 Corrected speed issues after rev 1.9 update. sybreon 6296d 06h /
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6311d 13h /
32 Modified compilation sequence. sybreon 6311d 13h /
31 Removed byte acrobatics. sybreon 6311d 13h /
30 Minor updates as sw/c/aeMB_testbench.c got updated. sybreon 6314d 14h /
29 Added code documentation.
Added new tests that test floating point, modulo arithmetic and multiplication/division.		 sybreon 6314d 14h /
28 Fixed simulation bug. sybreon 6314d 14h /
27 Removed some unnecessary bubble control. sybreon 6315d 01h /
26 Fixed minor synthesis bug. sybreon 6315d 01h /
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v		 sybreon 6315d 05h /
24 Made minor performance optimisations. sybreon 6315d 15h /
23 Fixed minor simulation bug. sybreon 6316d 06h /
22 Added support for 8-bit and 16-bit data types. sybreon 6316d 07h /
21 Added hierarchy block diagram. sybreon 6326d 12h /
20 Added basic documentation doc/aeMB_datasheet.pdf sybreon 6327d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.