OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 104

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.
tadejm 7654d 03h /
103 This commit was manufactured by cvs2svn to create tag 'complete_1'. 7656d 18h /
102 Little fixes (to fix warnings). mohor 7656d 18h /
101 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7660d 20h /
100 Synchronization changed. mohor 7660d 20h /
99 PCI_BIST replaced with CAN_BIST. mohor 7660d 20h /
98 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7666d 07h /
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7666d 07h /
96 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7666d 08h /
95 Virtual silicon ram instances added. simons 7666d 08h /
94 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7671d 20h /
93 synthesis full_case parallel_case fixed. mohor 7671d 20h /
92 clkout is clk/2 after the reset. mohor 7672d 04h /
91 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7672d 17h /
90 paralel_case and full_case compiler directives added to case statements. mohor 7672d 17h /
89 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7673d 14h /
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.
mohor 7673d 14h /
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.
mohor 7673d 15h /
86 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7675d 06h /
85 Typo fixed. mohor 7675d 06h /
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7676d 13h /
83 cs_can_i is used only when WISHBONE interface is not used. mohor 7676d 14h /
82 Removed few signals. mohor 7676d 15h /
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.
mohor 7676d 15h /
80 Form error was detected when stuff bit occured at the end of crc. mohor 7676d 15h /
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7677d 15h /
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.
mohor 7677d 15h /
77 Synchronization is also needed when transmitting a message. mohor 7680d 14h /
76 Counters width changed. mohor 7680d 14h /
75 When switching to tx, sync stage is overjumped. mohor 7682d 15h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.