OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.		 mohor 7810d 13h /
58 timescale.v is used for simulation only. mohor 7811d 01h /
57 Mux used for clkout to avoid "gated clocks warning". mohor 7811d 01h /
56 Doubled declarations removed. mohor 7812d 00h /
55 wire declaration added. mohor 7812d 00h /
54 This commit was manufactured by cvs2svn to create tag 'branch-release-1-0'. 7817d 02h /
53 CAN pins located. mohor 7817d 02h /
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7817d 02h /
51 Xilinx RAM added. mohor 7817d 02h /
50 Top level signal names changed. mohor 7817d 02h /
49 Actel APA ram changed. Now synchronous read is used. mohor 7820d 18h /
48 Actel APA ram supported. mohor 7820d 18h /
47 Data is latched on read. mohor 7820d 18h /
46 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7830d 17h /
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.		 mohor 7830d 17h /
44 When bit error occured while active error flag was transmitted, counter was
not incremented.		 mohor 7830d 18h /
43 Directory keeper. mohor 7831d 00h /
42 Initial version of the project. mohor 7831d 00h /
41 Incomplete sensitivity list fixed. mohor 7831d 02h /
40 Typo fixed. mohor 7831d 02h /
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.		 mohor 7831d 02h /
38 Temporary backup version (still fully operable). mohor 7832d 17h /
37 Define CAN_CLOCK_DIVIDER_MODE not used any more. Deleted. mohor 7832d 17h /
36 Most of the registers added. Registers "arbitration lost capture", "error code
capture" + few more still need to be added.		 mohor 7832d 17h /
35 Several registers added. Not finished, yet. mohor 7835d 21h /
34 Errors monitoring improved. arbitration_lost improved. mohor 7838d 03h /
33 abort_tx added. mohor 7838d 03h /
32 abort_tx added. Bit destuff fixed. mohor 7838d 03h /
31 Wishbone interface added. mohor 7839d 16h /
30 CAN is working according to the specification. WB interface and more
registers (status, IRQ, ...) needs to be added.		 mohor 7840d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.