OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 5202d 20h /
20 readability of 95xx instructions improved jsauermann 5234d 17h /
19 another bug in the decoding of two-cycle instructions fixed jsauermann 5234d 17h /
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 5237d 19h /
17 fixed missing carry flag for ROR instruction jsauermann 5241d 17h /
16 fixed missing RD_M signal for IN instruction jsauermann 5250d 19h /
15 fixed SP auto inc/dec problem jsauermann 5250d 21h /
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5252d 17h /
13 fixed fault in LDD/STD decoding jsauermann 5253d 17h /
12 fixed bug in decoding of I/O address for SP jsauermann 5254d 17h /
11 fixed fault is BSET/BCLR instruction jsauermann 5256d 17h /
10 wait decoder fault fixed jsauermann 5256d 22h /
9 renamed 'main' to 'hello' in build commands jsauermann 5257d 19h /
8 picture quality slightly improved jsauermann 5257d 23h /
7 support multiple port sizes in make_mem jsauermann 5258d 01h /
6 support multiple port sizes in make_mem jsauermann 5258d 01h /
5 support multiple port sizes in make_mem jsauermann 5258d 01h /
4 initial check-in jsauermann 5261d 21h /
3 initial check-in jsauermann 5262d 02h /
2 initial check-in jsauermann 5262d 19h /
1 The project and the structure was created root 5262d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.