OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8142d 06h /
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8143d 07h /
38 Few outputs for boundary scan chain added. mohor 8156d 06h /
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8156d 10h /
36 Structure changed. Hooks for jtag chain added. mohor 8160d 05h /
35 Dbg support datasheet added to cvs. mohor 8184d 09h /
34 Product brief added to cvs. mohor 8185d 03h /
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8190d 08h /
32 Stupid bug that was entered by previous update fixed. mohor 8191d 07h /
31 trst synchronization is not needed and was removed. mohor 8191d 07h /
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8202d 12h /
29 Document revised and put tp better form. mohor 8206d 01h /
28 TDO and TDO Enable signal are separated into two signals. mohor 8238d 09h /
27 Warnings from synthesys tools fixed. mohor 8252d 10h /
26 Warnings from synthesys tools fixed. mohor 8252d 10h /
25 trst signal is synchronized to wb_clk_i. mohor 8253d 07h /
24 CRC changed so more thorough testing is done. mohor 8254d 08h /
23 Trace disabled by default. mohor 8260d 11h /
22 Register length fixed. mohor 8260d 11h /
21 CRC is returned when chain selection data is transmitted. mohor 8261d 07h /
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8262d 09h /
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8274d 10h /
18 Reset signals are not combined any more. mohor 8276d 19h /
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8300d 08h /
16 bs_chain_o port added. mohor 8302d 08h /
15 bs_chain_o added. mohor 8302d 10h /
14 Document updated. mohor 8303d 07h /
13 Signal names changed to lowercase. mohor 8303d 10h /
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8304d 10h /
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8325d 06h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.