OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Working. mohor 7471d 11h /
95 Temp version. mohor 7471d 22h /
94 temp version. Resets will be changed in next version. mohor 7472d 09h /
93 tmp version. mohor 7473d 10h /
92 temp version. mohor 7476d 14h /
91 tmp version. mohor 7477d 09h /
90 tmp version. mohor 7478d 03h /
89 temp4 version. mohor 7479d 09h /
88 temp3 version. mohor 7480d 04h /
87 tmp2 version. mohor 7481d 09h /
86 Tmp version. mohor 7494d 05h /
85 New directory structure. New debug interface. mohor 7494d 06h /
84 Removed files that are not needed any more. mohor 7494d 06h /
83 Small fix. mohor 7494d 06h /
82 New directory structure. New version of the debug interface. mohor 7494d 06h /
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7494d 06h /
80 New version of the debug interface. Not finished, yet. mohor 7494d 07h /
79 This commit was manufactured by cvs2svn to create tag 'rev_11'. 7555d 03h /
78 This commit was manufactured by cvs2svn to create tag 'old_debug'. 7555d 03h /
77 MBIST chain connection fixed. mohor 7555d 03h /
76 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7555d 05h /
75 Simulation files. mohor 7555d 05h /
74 Removed. mohor 7555d 05h /
73 CRC logic changed. mohor 7555d 05h /
72 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7557d 12h /
71 Mbist support added. simons 7557d 12h /
70 A pdf copy of existing doc document. simons 7564d 13h /
69 WBCNTL added, multiple CPU support described. simons 7585d 03h /
68 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7590d 07h /
67 Lower two address lines must be always zero. simons 7590d 07h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.