OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] - Rev 182

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
182 monitor, several changes hellwig 3598d 10h /
181 hardware got BadAccess register; synthesizer result eco32.bit now included hellwig 3601d 00h /
180 monitor recognizes BadAccess register hellwig 3602d 09h /
179 even more NetBSD init tests hellwig 3611d 19h /
178 more NetBSD init tests hellwig 3616d 10h /
177 more NetBSD init tests hellwig 3618d 05h /
176 NetBSD tests updated hellwig 3618d 07h /
175 another NetBSD init test hellwig 3623d 03h /
174 NetBSD makefs recognizes specfile hellwig 3624d 06h /
173 another test program for the emerging NetBSD port hellwig 3625d 09h /
172 os-bin/NetBSD/init_04: .bss moved to correct place hellwig 3635d 00h /
171 NetBSD tests (init_xx) updated hellwig 3640d 00h /
170 text file added to NetBSD file system hellwig 3641d 07h /
169 more test programs for the emerging NetBSD port hellwig 3641d 07h /
168 simulator got BadAccess register hellwig 3647d 09h /
167 fs-NetBSD/makefs.c: eliminated unused variable hellwig 3650d 06h /
166 sim/mmu.c: simplified assocDelay hellwig 3650d 06h /
165 building NetBSD filesystem hellwig 3666d 08h /
164 NetBSD/sbin removed hellwig 3666d 08h /
163 NetBSD/sbin/init_00 removed hellwig 3666d 08h /
162 NetBSD: sbin with init_00 added hellwig 3669d 00h /
161 -m32 flag added for compiling lcc hellwig 3678d 02h /
160 fs-NetBSD/dsklbl.c: emit warning that checksum may have been re-computed hellwig 3693d 00h /
159 console display: proper name, run-sim: more memory and two terminals hellwig 3708d 08h /
158 bump version number to 0.24 hellwig 3739d 23h /
157 tagging eco32-0.23 hellwig 3739d 23h /
156 history update hellwig 3740d 00h /
155 hwtests: kbdtest README hellwig 3740d 06h /
154 hwtests: jalrtest README hellwig 3740d 08h /
153 hwtests: dsptest README hellwig 3740d 20h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.