OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] - Rev 89

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
89 EOS32 boot update hellwig 3807d 18h /
88 monitor: do not set sp on bootstrap hellwig 3807d 19h /
87 disk: master boot made compatible with monitor hellwig 3808d 13h /
86 disk: master boot made compatible with monitor hellwig 3809d 04h /
85 monitor: bootstrap parameters modified hellwig 3809d 12h /
84 monitor: bad address register added hellwig 3809d 19h /
83 simulator: individual help messages hellwig 3810d 08h /
82 simulator: change command @ -> #, better help for commands hellwig 3810d 09h /
81 hardware: cpu now has a bad address register hellwig 3810d 18h /
80 hwtests/xcptest now tests the bad address register too hellwig 3810d 19h /
79 hwtests (kbd): second timer added hellwig 3811d 10h /
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3812d 13h /
77 hardware: ucf file re-formatted hellwig 3813d 16h /
76 AUTHORS update hellwig 3814d 08h /
75 hardware: cpu now equal to port-15 hellwig 3814d 08h /
74 when simulating the system include a console hellwig 3814d 12h /
73 use xess monitor when simulating the system hellwig 3814d 13h /
72 simulator: IRQ 0-3 explanation changed hellwig 3814d 16h /
71 simulator: IRQ 15 explanation added hellwig 3814d 16h /
70 hardware: two timers hellwig 3815d 08h /
69 hardware: timer counts clock cycles, counter is readable hellwig 3815d 11h /
68 hardware: timer now equal to port-15 hellwig 3815d 15h /
67 fpga implementation update hellwig 3815d 18h /
66 bin2exo: no S0 header any longer hellwig 3816d 11h /
65 xess monitor update hellwig 3816d 13h /
64 monitors re-organized hellwig 3816d 16h /
63 monitors re-organized hellwig 3816d 16h /
62 monitors re-organized hellwig 3816d 17h /
61 monitors re-organized hellwig 3816d 17h /
60 monitors re-organized hellwig 3816d 17h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.