OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Release version 1.1 edn_walter 4451d 12h /
39 1. Added memory map and feature description.
2. Separated TX RX TSU register addresses.		 edn_walter 4451d 13h /
38 1. Redefined the memory map. See changes in reg.v and ptp_drv_bfm.c.
2. Added adj_done signal for CPU polling.
3. Making time_acc_modulo a constant = 256,000,000,000. No need to change it from software side.		 edn_walter 4452d 10h /
37 Timestamp format in the queue = null_16bit + timeStamp1s_48bit + timeStamp1ns_32bit + msgId_4bit + ckSum_12bit + seqId_16bit edn_walter 4452d 13h /
36 TSU testbench is now self-checking. Test result is reported at end of simulation. edn_walter 4453d 08h /
35 Added support for stacked MPLS UDP/IPv4/IPv6 PTP packets. edn_walter 4454d 07h /
34 Added LGPL file header to all copyrighted files. edn_walter 4454d 10h /
33 Redefined memory map. RTC and TSU now have separate address spans, can be easily divided into to independent modules. edn_walter 4454d 12h /
32 Added PTP standard time format output to the top module. Can be connected to external modules. edn_walter 4454d 14h /
31 Added hand-shaking for the TSU data reading. edn_walter 4455d 07h /
30 Timestamp format in the queue = msgId_4bit + seqId_16bit + null_8bit + timeStamp1s_4bit + null_2bit + timeStamp1ns_30bit edn_walter 4455d 07h /
29 Added multicycle timing constraint to ptp_parser.v, which works at data rate of (32bit * 4 gmii_clk cycle). Fmax can exceed 250MHz. edn_walter 4455d 07h /
28 Before changing TSU packet parser datapath width from 32b to 8b. edn_walter 4455d 14h /
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 4455d 14h /
26 Updated test case. edn_walter 4457d 09h /
25 Updated SOPC Builder component and example system. edn_walter 4458d 08h /
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 4458d 09h /
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 4459d 03h /
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4459d 07h /
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4460d 04h /
20 Added SOPC Builder Component and Instantiation Example. Follow rtl/sopc/ReadMe.txt to add IP Search Path to SOPC Builder. edn_walter 4464d 08h /
19 Added pipeline registers to Real Time Clock module to improve timing. edn_walter 4464d 08h /
18 Added QuartusII Place and Route project for top level ha1588.v edn_walter 4464d 08h /
17 Updated reg.v content. edn_walter 4465d 02h /
16 Try to add sth. edn_walter 4468d 19h /
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.		 edn_walter 4471d 03h /
14 Added test case support for UDP/IPv6 PTP frames. edn_walter 4473d 03h /
13 Added test case support for single VLAN and double VLAN L2/L4 PTP frames. edn_walter 4474d 03h /
12 Added parser support for vlan tagged frames. edn_walter 4475d 02h /
11 Added parser support for L2_PTP and IPv4/v6_UDP_PTP frame formats. edn_walter 4476d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.