URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 23

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
23	* empty log message *	rherveille	8014d 02h	/
22	Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.	rherveille	8024d 07h	/
21	no message	rherveille	8110d 07h	/
20	Added Appendix A	rherveille	8110d 07h	/
19	Fixed some race conditions in the i2c-slave model. Added debug information. Added headers.	rherveille	8114d 04h	/
18	no message	rherveille	8141d 00h	/
17	C-include file. Initial release	rherveille	8229d 04h	/
16	Changed PRER reset value from 0x0000 to 0xffff, conform specs.	rherveille	8241d 03h	/
15	Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version. Code updated, is now up-to-date to doc. rev.0.4. Added headers.	rherveille	8246d 02h	/
14	Fixed wb_ack_o generation bug. Fixed bug in the byte_controller statemachine. Added headers.	rherveille	8246d 02h	/
13	Fixed some synthesis warnings.	rherveille	8257d 06h	/
12	no message	rherveille	8262d 22h	/
11	Changed RST_LVL define to parameter.	rherveille	8266d 05h	/
10	Created new directory structure. Added Verilog version.	rherveille	8288d 02h	/
9	Created directory structure (documentation, vhdl, verilog)	rherveille	8357d 21h	/
8	Created directory structure (documentation, vhdl, verilog)	rherveille	8357d 21h	/
7	added some remarks, fixed some sensitivity lists	rherveille	8427d 00h	/
6	fixed typo txt -> txr	rherveille	8431d 03h	/
5	fixed an incomplete sensitivity list on assign_dato process	rherveille	8438d 02h	/
4	WISHBONE I2C Master Core: initial release	rherveille	8490d 05h	/
3	This commit was manufactured by cvs2svn to create tag 'first'.		8552d 04h	/
2	initial release	rherveille	8552d 04h	/
1	Standard project directories initialized by cvs2svn.		8552d 04h	/

Browse

Tools

Subversion Repositories i2c

[/] - Rev 23

Filtering Options